

# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2001-266567

(43) Date of publication of application: 28.09.2001

(51)Int.CI.

G11C 11/15 H01F 10/06 H01F 10/26 H01F 10/32 H01L 27/10 H01L 43/08

(21)Application number: 2000-075168

(71)Applicant: TOSHIBA CORP

(22)Date of filing:

17.03.2000

(72)Inventor: INOMATA KOICHIRO


NAKAJIMA KENTARO SAITO YOSHIAKI

### (54) MAGNETIC MEMORY DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a new magnetic memory device having large signal voltage and large S/N and contributing to capacity enlargement.

SOLUTION: This device is provided with a first magnetizing fixed film, a first tunnel insulation film arranged closely to the first magnetizing fixed film, a first tunnel junction 11a-1 provided with a first ferromagnetic \_\_\_\_ layer which is arranged opposing to the magnetizing fixed film through the first tunnel insulation film and in which a direction of magnetization is varied by an external magnetic field, a second tunnel junction 11a-2 provided with a second magnetizing layer in which a direction of magnetization is varied by an external magnetic field by coupling with the first ferromagnetic layer in an antiferromagnetic state, a second tunnel insulation film, and a second magnetizing fixed film which is arranged opposing to the second ferromagnetic layer through the second tunnel insulation film, always, either of the first tunnel junction and the second tunnel junction keeps low



resistance and the other junction keeps high resistance. A read-out current is made to flow separately to the first tunnel junction and the second tunnel junction, and the current difference or difference of load voltage can be differential-detected by a sense amplifier 17.

### **LEGAL STATUS**

[Date of request for examination]

02.08.2004

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration] [Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

#### \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **CLAIMS**

## [Claim(s)]

[Claim 1] The 1st ferromagnetism magnetization fixing film with which the magnetization direction was fixed, and the 1st tunnel insulator layer by which contiguity arrangement was carried out with said 1st ferromagnetism magnetization fixing film, Opposite arrangement is carried out with said 1st ferromagnetism magnetization fixing film through said 1st tunnel insulator layer. Antiferromagnetism association is carried out with the 1st magnetic layer which changes the sense of magnetization by the external magnetic field, and said 1st a little more than magnetic layer. The magnetic storage film equipped with the nonmagnetic conductive layer which it is arranged [conductive layer] between the 2nd magnetic layer which changes the sense of magnetization by said external magnetic field, said 1st [ the ], and the 2nd a little more than magnetic layer, and carries out antiferromagnetism association of said 1st and 2nd magnetic layers, The tunnel junction component which equips said magnetic storage film with the 2nd ferromagnetism magnetization fixing film by which opposite arrangement was carried out at said 2nd magnetic layer through the 2nd tunnel insulator layer by which contiguity arrangement was carried out, and said 2nd tunnel insulator layer, The magnetic memory apparatus characterized by having the 1st wiring which carries out electrical connection to said magnetic storage film, the 2nd wiring which carries out electrical connection to said 1st ferromagnetism magnetization fixing film, and the 3rd wiring which carries out electrical connection to said 2nd ferromagnetism magnetization fixing

[Claim 2] The magnetic memory apparatus according to claim 1 characterized by detecting the current difference or load electrical-potential-difference difference of the 1st tunnel current which flows between said magnetic storage film and said 1st ferromagnetism magnetization fixing film, and the 2nd tunnel current which flows between said magnetic storage film and said 2nd ferromagnetism magnetization fixing film by the differential method.

[Claim 3] The 1st ferromagnetism magnetization fixing film with which the magnetization direction was fixed, and the 1st tunnel insulator layer by which contiguity arrangement was carried out with said 1st magnetic film, Opposite arrangement is carried out with said 1st ferromagnetism magnetization fixing film through said 1st tunnel insulator layer. Antiferromagnetism association is carried out with the 1st magnetic layer which changes the sense of magnetization by the external magnetic field, and said 1st magnetic layer. The magnetic storage film equipped with the 2nd magnetic layer which changes the sense of magnetization by said external magnetic field, and the nonmagnetic conductive layer which it is arranged [ conductive layer ] between said 1st and 2nd magnetic layers, and carries out antiferromagnetism association of said 1st and 2nd magnetic layers, The tunnel junction component which equips said magnetic storage film with the 2nd ferromagnetism magnetization fixing film by which opposite arrangement was carried out at said 2nd magnetic layer through the 2nd tunnel insulator layer by which contiguity arrangement was carried out, and said 2nd tunnel insulator layer is provided. The magnetic memory apparatus characterized by detecting the current difference or load electrical-potential-difference of the 1st tunnel current which flows between said magnetic storage film and said 1st ferromagnetism magnetization fixing film, and the 2nd tunnel current which flows between

said magnetic storage film and said 2nd ferromagnetism magnetization fixing film by the differential method.

[Claim 4] The magnetic memory apparatus according to claim 3 characterized by having the 1st wiring which carries out electrical connection to said magnetic storage film, the 2nd wiring which carries out electrical connection to said 1st ferromagnetism magnetization fixing film, and the 3rd wiring which carries out electrical connection to said 2nd ferromagnetism magnetization fixing film.

[Claim 5] Said 1st ferromagnetism magnetization fixing film, said 1st tunnel junction film, said 1st magnetic layer, said nonmagnetic conductive layer, said 2nd magnetic layer, said 2nd tunnel junction film, and said 2nd ferromagnetism magnetization fixing film are a magnetic memory apparatus given in either claim 1 characterized by carrying out laminating formation, and claim 3.

[Claim 6] Said magnetic storage film is a magnetic memory apparatus given in either of claims 1 and 4 characterized by connecting with one side of the source drain electrode of a transistor through said 1st wiring.

[Claim 7] Said 2nd and 3rd wiring is magnetic memory apparatus given in either of claims 1 and 4 characterized by connecting with a sense amplifier.

[Claim 8] the memory cell which consists of said tunnel junction component and said transistor -- a line writing direction and the direction of a train -- the shape of an array -- \*\*\*\* -- the magnetic memory apparatus according to claim 6 characterized by things.

[Claim 9] The magnetic memory apparatus according to claim 8 characterized by having two or more [of said 2nd and 3rd wiring extended to said 1st wiring extended in said direction of a train, and said line writing direction ].

[Claim 10] The gate electrode of two or more of said cel transistors located in a line in said direction of a train is a magnetic memory apparatus according to claim 9 characterized by making common connection at wiring of one.

[Claim 11] It is the magnetic memory apparatus according to claim 9 which common connection of the 1st ferromagnetic magnetization fixing film of two or more of said tunnel junction components on a par with said line writing direction is made at said 2nd wiring, and is characterized by making common connection of the 2nd ferromagnetic magnetization fixing film at said 3rd wiring.

[Claim 12] Said 2nd and 3rd wiring is magnetic memory apparatus according to claim 5 characterized by having-two wiring for magnetic writing which said whose tunnel junction component is pinched from the upper and lower sides, and crosses mutually.

[Claim 13] It is the magnetic memory apparatus according to claim 7 characterized by having a switch between any 1 and the sense amplifiers of said 2nd and 3rd wiring, and equipping wiring connected with said switch with wiring for magnetic writing which intersects another wiring.

[Claim 14] A magnetic memory apparatus given in either of claims 1 and 4 characterized by having the electrode layer which is formed on the same layer as the film which is separated from a substrate principal plane among said 1st ferromagnetism magnetization fixing film and said 2nd ferromagnetism magnetization fixing film, and was formed, and connects said magnetic storage film with said 1st wiring electrically.

[Claim 15] Said magnetic storage film is a magnetic memory apparatus given in either claim 1 characterized by connecting with diode through said 1st wiring, and 4 publications.

[Claim 16] the metal with which said nonmagnetic conductive layer is chosen from Cu, Ru, Cr, Re, and Ir, or Cu, Ru, Cr, Re and Ir -- more than 50atom% -- a magnetic memory apparatus given in either of claims 1 and 3 characterized by consisting of an included alloy.

[Claim 17] Claim 1 characterized by the thickness of said 1st and 2nd ferromagnetic layers differing mutually, and a magnetic memory apparatus according to claim 3.

[Claim 18] Said 1st and 2nd ferromagnetic layers are claim 1 characterized by consisting of a magnetic material with which the magnetic moments differ mutually, and a magnetic memory apparatus according to claim 3.

[Claim 19] The 1st ferromagnetism magnetization fixing film with which the magnetization direction was fixed, the 1st tunnel insulator layer by which contiguity arrangement was carried out with said 1st

ferromagnetism magnetization fixing film, And it has the 1st magnetic film which opposite arrangement is carried out with said 1st ferromagnetism magnetization fixing film through said 1st tunnel insulator layer, and changes the sense of magnetization by the external magnetic field. The sense of electric resistance of magnetization of said 1st magnetic film is low in the sense and abbreviation parallel condition of said fixed magnetization. The sense of magnetization of said 1st ferromagnetic in the state of sense substantially antiparallel [ of said fixed magnetization ] The 1st tunnel junction section with high electric resistance, The 2nd ferromagnetism magnetization fixing film with which the magnetization direction was fixed, the 2nd tunnel insulator layer by which contiguity arrangement was carried out with said 2nd ferromagnetism magnetization fixing film, And opposite arrangement is carried out with said 2nd ferromagnetism magnetization fixing \*\*\*\* through said 2nd tunnel insulator layer. Have the 2nd magnetic film which changes the sense of magnetization by the external magnetic field, and the sense of electric resistance of magnetization of said 2nd magnetic film is low in the sense and abbreviation parallel condition of said fixed magnetization. The sense of magnetization of said 2nd magnetic film in the state of sense substantially antiparallel [ of said fixed magnetization ] The 2nd tunnel junction section with high electric resistance, The nonmagnetic electric conduction film which connects electrically said the 1st and said 2nd magnetic film, and the cel switch which carries out electrical connection to said nonmagnetic electric conduction film, The magnetic memory apparatus characterized by having the 2nd wiring which carries out electrical connection to said 1st ferromagnetism magnetization fixing film, and the 3rd wiring which carries out electrical connection to said 2nd ferromagnetism magnetization fixing film.

[Claim 20] Said 1st and 2nd tunnel junction section and the magnetic memory apparatus according to claim 19 characterized by having the memory cell which consists of said cel switches in the shape of an array in a line writing direction and the direction of a train.

[Claim 21] Said 1st tunnel junction section and said 2nd tunnel junction section are a magnetic memory apparatus according to claim 19 characterized by for the resistance which is always one side being high resistance, and resistance of another side being low resistance.

[Claim 22] It is the magnetic memory apparatus according to claim 19 which laminating formation of said 1st tunnel junction and said 2nd tunnel junction is carried out so that said nonmagnetic electric conduction film may be arranged between said 1st and 2nd magnetic films, and is characterized by said nonmagnetic electric conduction film carrying out antiferromagnetism association of said 1st and 2nd magnetic films.

[Translation done.]

#### \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **DETAILED DESCRIPTION**

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention is concerned with the information storage device which used the magnetic film, and relates to the magnetic memory apparatus using especially a ferromagnetic tunnel junction.

[0002]

[Description of the Prior Art] On the other hand, in the cascade screen with two magnetic layers by which laminating arrangement was carried out on both sides of the non-magnetic layer, it was discovered in recent years that a kind of a magneto-resistive effect (MagnetoResistance) and the so-called huge magnetic-reluctance (GiantMR) effectiveness are acquired. This carries out the laminating of a magnetic layer and the non-magnetic layer by turns with the period of several nm, and it is reported that the magnetic moment of the magnetic layer which faces through a non-magnetic layer is realizable with the cascade screen magnetically combined in the anti-parallel condition and the so-called artificial grid film. For example, artificial grid film of Fe/Cr (Phys.Rev.Lett.61, 2472 (1988) reference) It is the artificial grid film (J. Magn.Magn.Mater .. 94, L1 (1991), Phys.Rev.Lett.66, 2152 (1991) reference) of Co/Cu etc.

[0003] Moreover, it sets on the metal sandwiches film which consists of the ferromagnetic layer / a non-magnetic layer / a ferromagnetic layer which carried out the laminating of the ferromagnetic layer through the non-magnetic metal layer. By thickening thickness of a non-magnetic metal layer at extent whose switched connection between ferromagnetic layers is lost, and arranging and carrying out switched connection of the antiferromagnetism film, such as FeMn, in contact with one ferromagnetic layer The magnetic moment of the ferromagnetic layer is fixed and the so-called spin bulb film which enabled it to switch only magnetization (spin) of the ferromagnetic layer of another side easily in an external magnetic field is known (refer to [5,206,590th] United States patent). In this case, since the switched connection between two ferromagnetic layers is weak and spin can be reversed in a small magnetic field, compared with the artificial grid film, a magneto-resistive effect component with high sensibility can be offered, and current utilization is carried out as the reproducing head for high density magnetic recording.

[0004] Although the above is a magneto-resistive effect at the time of passing the current within a field in parallel with the film surface of a cascade screen, if the so-called perpendicular magneto-resistive effect which passes a current perpendicularly is used for a film surface, it is known that a still bigger magneto-resistive effect will be acquired (Phys.Rev.Lett.66, 3060 (1991) reference).

[0005] Furthermore, in three layer membranes which consist of a magnetic layer / an insulating layer / a magnetic layer, the huge magnetic-reluctance (TMR) effectiveness by the ferromagnetic tunnel junction using the magnitude of the tunnel current of a film surface perpendicular direction being mutually different is also known by making the spin of two ferromagnetic layers parallel or anti-parallel mutually by the external magnetic field (J. Magn.Magn.Mater.139 and L231 (1995)).

[0006] Moreover, the ferromagnetic duplex tunnel junction component which consists of three magnetic

layers of a magnetic layer / insulating layer / magnetic layer / insulating layer / magnetic layer and two insulating layers equipped with two insulating layers is also exhibited (JP,8-69581,A). Furthermore, the ferromagnetic duplex tunnel junction component which made the ferromagnetic of the center across which the insulating layer of both sides faced the shape of a particle is indicated by JP,10-308313,A. These ferromagnetic duplex tunnel junction components have the features that the fall of the TMR effectiveness by bias voltage is small.

[0007] On the other hand, using for a non-volatile MAG memory apparatus (MRAM: Magnetoresistive random access memory) is also studied recently instead of using a giant magneto-resistance component for field sensors, such as the magnetic head, (85 J. Appl.Phys. 85, 5822 (1999), J.Appl.Phys. 5828. (1999)). In this case, the pseudo-spin bulb component and the ferromagnetic tunnel effect component whose non-magnetic metal layer was pinched in two ferromagnetic layers from which coercive force differs are examined. When using for MRAM, "1" and "0" are made to memorize by controlling mutually magnetization of two magnetic layers which arrange these components in the shape of a matrix so that it may spread in a line writing direction and the direction of a train, pass a current to wiring which prepared independently, impress a field, and constitute each component to parallel and anti-parallel. Read-out is performed using GMR or the TMR effectiveness.

[0008] Since the pseudo-spin bulb component using the GMR effectiveness can pass a current for a component, connects two or more components with series and tends to large-capacity-ize them, it is suitable for MRAM. However, since it is necessary to reverse the spin of the small magnetic layer of coercive force also in case it records, and it reads, that it is necessary to reverse the spin of the large magnetic layer of coercive force and, and, it is necessary to pass a comparatively big current also in any of writing and read-out of information, and is not a low-power mold. Moreover, since resistance is small, output voltage is small, therefore it is difficult to read at high speed.

[0009] There are the features, like on the other hand, there are not bigger output voltage's being obtained, since MRAM using the TMR effectiveness component has MR rate of change as large as 20% or more in a room temperature and resistance is strong, and the need of carrying out spin reversal at the time of read-out, and read so much, and a current is small and ends, and it is expected as nonvolatile memory of the possible low-power mold of high-speed writing and read-out. However, the TMR effectiveness will be reduced by half if the bias voltage whose TMR component TMR falls greatly with bias voltage and is usually 300 - 400 mV extent is impressed. Although the method which passes a fixed read-out current and obtains a signal level was taken since MRAM was a current drive mold, it was the problem for high-speed read-out that a fall it is not avoided for a sense current that the bias of 300 - 400 mV extent will be at least 10micro impressed if the magnitude of the bond resistance of a tunnel magneto-resistive effect component is considered, since it is [about A] required, but according to the bias voltage of the TMR effectiveness was big. this invention persons are doing header patent application of the effectiveness of using the multiplex tunnel junction more than a duplex which was already described to this problem. However, even if it uses a multiplex tunnel junction, it cannot be said that the conventional MRAM architecture is still enough as output voltage.

[0010] The conventional MRAM architecture carries out parallel connection of the bit line 2 to the ferromagnetic tunnel junction (hereafter referred to as MTJ) components 1a and 1b through the transistors 4a and 4b for component selection by which ON/OFF control is carried out with word lines 3a and 3b, as shown in the circuit diagram of drawing 8. Series connection of each MTJ components 1a and 1b and the transistors 4a and 4b for component selection is carried out. The bit line with which the transistor for selection of a bit line 2 and 6 are connected to a sense amplifier, and 7 is connected to a reference cel for five in drawing 8, and 8 are plate lines connected to the other end of the edge connected with the transistors 4a and 4b of the TMR components 1a and 1b.

[0011] In this circuit, since it is necessary to pass a current to the transistors 4a and 4b which connected with the MTJ components 1a and 1b at the time of read-out, if variation is in transistor characteristics, the noise resulting from it cannot be disregarded. For example, although read-out is usually performed in drawing 8 by judging "1" and "0" as compared with the electrical potential difference of the reference cel connected to a bit line 7 By Vs(ing) and beginning to read a read-out signal level, for a current, if

resistance of MR and a transistor is written to be r and the variation is written to be beta for the resistance rate of change of R and its TMR, resistance of Is and the MTJ components 1a and 1b Vs =TMRxRxIs/2-betarls (1)

It becomes.

[0012] That is, only the one half of the resistance change accompanying the TMR effectiveness will be able to be used, but moreover the variation in transistor characteristics will become a noise, and a signal level will reduce a signal level. For this reason, the signal-to-noise-ratio S/N ratio of such MRAM is as small as about 30dB. This is the result of the architecture which uses a reference cel bringing. For example, using the usual value beta= 0.2 over Transistors 1a and 1b when r=1kohm, Is=10microA, R=40kohm, and TMR=25%, they are Vs=48mV and betarls=2mV. Therefore, a S/N ratio is set to 20log (48/2) =27.6dB.

[0013] In order to aim at the improvement of such a S/N ratio, two transistors and two MTJ components are used as 1 bit, and it writes in two MTJ components so that magnetization may always become anti-parallel mutually, and the architecture of reading by the differential detecting method is proposed (the international congress announcement on ISSCC, February, 2000).

[0014] On the other hand, if a transistor is used for component selection, since the size of a transistor is larger than a MTJ component, bit size will become large, and large capacity-ization of MRAM has the fault of being prescribed by the transistor. In order to cancel this, diode is used instead of a transistor, and the structure which carried out series connection of the MTJ component to this is proposed. (Proc. of Int'l. Non. Volatile Memory Technology Conf. P47 (1998), IEEE Trans. Mag. 35, and 2832 (1999)). [0015]

[Problem(s) to be Solved by the Invention] Writing in two MTJ components so that magnetization may always become anti-parallel mutually using two above-mentioned transistors and two MTJ components as 1 bit, by the method read by the differential detecting method, the reference cel for carrying out differential detection becomes unnecessary, and a signal level serves as Vs =TMRxRxIs and becomes twice [more than] (1) type large. However, it is thought that the cell size of 1 bit is large since 1 bit is constituted from two elements, and it is difficult to realize large capacity MRAM.

[0016] Moreover, diode is used instead of a transistor, with the structure which carried out series connection of the MTJ component to this, a reference cel is needed like \*\*\*\* and read-out of information has the problem which a S/N ratio says is bad.

[0017] In view of such a situation, the technical problem of this invention has a big signal level and big S/N, and is in offer of the magnetic new memory apparatus which contributes to large capacity-ization. [0018]

[Means for Solving the Problem] The 1st ferromagnetism magnetization fixing film with which, as for the first invention, the magnetization direction was fixed in view of the above-mentioned technical problem. The 1st magnetic layer which opposite arrangement is carried out with the 1st ferromagnetism magnetization fixing film through the 1st tunnel insulator layer by which contiguity arrangement was carried out with the 1st ferromagnetism magnetization fixing film, and the 1st tunnel insulator layer, and changes the sense of magnetization by the external magnetic field, The magnetic storage film equipped with the nonmagnetic conductive layer to which it is arranged between the 2nd magnetic layer which carries out antiferromagnetism association with the 1st a little more than magnetic layer, and changes the sense of magnetization by the external magnetic field, the 1st, and the 2nd a little more than magnetic layer, and antiferromagnetism magnetic coupling of the 1st and 2nd magnetic layers is carried out, The tunnel junction component which equips the magnetic storage film with the 2nd ferromagnetism magnetization fixing film by which opposite arrangement was carried out at the 2nd magnetic layer through the 2nd tunnel insulator layer by which contiguity arrangement was carried out, and the 2nd tunnel insulator layer, The magnetic memory apparatus characterized by having the 1st wiring which carries out electrical connection to the magnetic storage film, the 2nd wiring which carries out electrical connection to the 1st ferromagnetism magnetization fixing film, and the 3rd wiring which carries out electrical connection to the 2nd ferromagnetism magnetization fixing film is offered.

[0019] The 1st ferromagnetism magnetization fixing film with which, as for the second invention, the

magnetization direction was fixed in view of the above-mentioned technical problem, Opposite arrangement is carried out with the 1st ferromagnetism magnetization fixing film through the 1st tunnel insulator layer by which contiguity arrangement was carried out with the 1st magnetic film, and the 1st tunnel insulator layer. The 1st magnetic layer which changes the sense of magnetization by the external magnetic field, the 2nd magnetic layer which carries out antiferromagnetism association with the 1st magnetic layer, and changes the sense of magnetization by said external magnetic field, And the magnetic storage film equipped with the nonmagnetic conductive layer which it is arranged [ conductive layer ] between the 1st and 2nd magnetic layers, and carries out antiferromagnetism association of the 1st and 2nd magnetic layers, The 2nd tunnel insulator layer by which contiguity arrangement was carried out at the magnetic storage film, and the 2nd ferromagnetism magnetization fixing film by which opposite arrangement was carried out through the 2nd tunnel insulator layer at the 2nd magnetic layer, The magnetic memory apparatus characterized by detecting the current value or load electrical potential difference of the 1st tunnel current which flows from the magnetic storage film to the 1st ferromagnetism magnetization fixing film, and the 2nd tunnel current which flows from the magnetic storage film to the 2nd ferromagnetism magnetization fixing film by the differential method is offered. [0020] Moreover, the 1st ferromagnetism magnetization fixing film with which, as for the third invention, the magnetization direction was fixed in view of the above-mentioned technical problem. It has the 1st tunnel insulator layer by which contiguity arrangement was carried out with the 1st ferromagnetism magnetization fixing film, and the 1st magnetic film which the 1st ferromagnetism magnetization fixing film opposite arrangement is carried out through the 1st tunnel insulator layer, and changes the sense of magnetization by the external magnetic field. Electric resistance is low in the sense of fixed magnetization of the sense of magnetization of the 1st magnetic film, and the abbreviation parallel condition. The sense of magnetization of the 1st magnetic film in the state of sense substantially antiparallel [ of fixed magnetization ] The 1st tunnel junction section with high electric resistance, The 2nd tunnel insulator layer by which contiguity arrangement was carried out with the 2nd ferromagnetism magnetization fixing film and the 2nd ferromagnetism magnetization fixing film with which the magnetization direction was fixed, And opposite arrangement is carried out with the 2nd ferromagnetism magnetization fixing \*\*\*\* through said 2nd tunnel insulator layer. Have the 2nd magnetic film which changes the sense of magnetization by the external magnetic field, and electric resistance is low in the sense of fixed magnetization of the sense of magnetization of the 2nd magnetic film, and the abbreviation parallel condition. The sense of magnetization of the 2nd magnetic film in the state of sense substantially antiparallel [ of fixed magnetization ] The 2nd tunnel junction section with high electric resistance. The magnetic memory apparatus characterized by having the nonmagnetic electric conduction film which connects electrically the 1st and said 2nd magnetic film, the cel switch which carries out electrical connection to the nonmagnetic electric conduction film, the 2nd wiring which carries out electrical connection to the 1st ferromagnetism magnetization fixing film, and the 3rd wiring which carries out electrical connection to the 2nd ferromagnetism magnetization fixing film is offered. [0021] In the magnetic memory apparatus of the first invention, it is desirable to have a means by which a differential method detects the current difference or load electrical-potential-difference difference of the 1st tunnel current which flows from the magnetic storage film to the 1st ferromagnetism magnetization fixing film, and the 2nd tunnel current which flows from the magnetic storage film to the 2nd ferromagnetism magnetization fixing film.

[0022] In the magnetic memory apparatus of the second invention, it is desirable to have the 1st wiring which carries out electrical connection to the magnetic storage film, the 2nd wiring which carries out electrical connection to the 1st ferromagnetism magnetization fixing film, and the 3rd wiring which carries out electrical connection to the 2nd ferromagnetism magnetization fixing film.

[0023] As for the magnetic memory apparatus of the second invention of the first \*\*\*\*, it is desirable to have the following gestalt.

1) The 1st ferromagnetism magnetization fixing film, the 1st tunnel junction film, the 1st magnetic layer, a nonmagnetic conductive layer, the 2nd magnetic layer Laminating formation of the 2nd tunnel junction film and the 2nd ferromagnetism magnetization fixing film is carried out.

- 2) Connect the magnetic storage film to one side of the source drain electrode of a cel transistor through the 1st wiring. It is carried out.
- 3) The 2nd and 3rd wiring is connected to the same sense amplifier by each end.
- 4) It is ARE to a line writing direction and the direction of a train about the memory cell which consists of a tunnel junction component and a cel transistor. It is \*\*\*\* to the shape of I.
- 5) It has the 2nd and 3rd-two or more wiring extended to the 1st wiring extended in the direction of a train, and a line writing direction.
- 6) The gate electrode of two or more cel transistors located in a line in the direction of a train in the shape of an array is common connection to wiring of one. It is carried out.
- 7) Common connection of two or more tunnel junction components on a par with a line writing direction in the shape of an array is made at the 2nd and 3rd wiring. \*\*\*\*\*\*.
- 8) Pinch the tunnel junction component of wiring [2nd and 3rd] from the upper and lower sides, and it intersects the 2nd and 3rd wiring. It has-two wiring for magnetic writing.
- 9) It has a switch between either of the 2nd and 3rd wiring, and a sense amplifier, and is the 2nd and the 3rd. It has one wiring for magnetic writing which intersects wiring.
- 10) Separate from a substrate principal plane most among the 1st ferromagnetism magnetization fixing film and the 2nd ferromagnetism magnetization fixing film, and it is a form. It is formed on the same layer as the accomplished ferromagnetic magnetization fixing film, and is about the 1st wiring and the magnetic storage film. It has the electrode layer to connect.
- 11) The magnetic storage film is connected to diode through the 1st wiring.
- 12) the metal with which a nonmagnetic conductive layer is chosen from Cu, Ru, Cr, Re, and Ir, or Cu Ru, Cr, Re, and Ir -- more than 50atom% -- it consists of an included alloy.
- 13) The thickness of the 1st and 2nd magnetic layers differs mutually.
- 14) The 1st and 2nd magnetic layers consist of a magnetic material with which the magnetic moments differ mutually.
- [0024] In the magnetic memory apparatus of the third invention, it has the 1st and 2nd tunnel junction section and the memory cell which consists of cel switches in the shape of an array. Moreover, the mutual magnetization of the 1st and 2nd tunnel junction section is always parallel to anti-parallel (mutual resistance always becomes the combination of high resistance and low resistance). Moreover, laminating formation of the 1st tunnel junction and the 2nd tunnel junction is carried out so that the nonmagnetic electric conduction film may be arranged between the 1st and 2nd magnetic films. Moreover, a cel switch can consist of a transistor or diode. Moreover, 15 Laminating formation of the 1st ferromagnetism magnetization fixing film, the 1st tunnel junction film, the 1st magnetic layer, a nonmagnetic conductive layer, the 2nd magnetic layer, the 2nd tunnel junction film, and the 2nd ferromagnetism magnetization fixing film is carried out.
- 16) The 2nd and 3rd wiring is connected to the same sense amplifier by each end.
- 17) It is \*\*\*\* to the shape of an array in a line writing direction and the direction of a train about the memory cell which consists of a tunnel junction component and a cel switch.
- 18) It has the 2nd and 3rd-two or more wiring extended to the 1st wiring extended in the direction of a train, and a line writing direction.
- 19) Common connection of the gate electrode of two or more cel transistors located in a line in the direction of a train in the shape of an array is made at wiring of one.
- 20) Common connection of two or more tunnel junction components on a par with a line writing direction in the shape of an array is made at the 2nd and 3rd wiring.
- 21) The tunnel junction component of wiring [ 2nd and 3rd ] is pinched from the upper and lower sides, and it is equipped with-two wiring for magnetic writing which intersects the 2nd and 3rd wiring.
- 22) It has a switch between either of the 2nd and 3rd wiring, and a sense amplifier, and has-one wiring for magnetic writing which intersects the 2nd and 3rd wiring.
- 23) It is formed on the same layer as the ferromagnetic magnetization fixing film which is most separated from a substrate principal plane among the 1st ferromagnetism magnetization fixing film and the 2nd ferromagnetism magnetization fixing film, and was formed, and has the electrode layer which

connects the magnetic storage film with the 1st wiring electrically.

24) the metal with which a nonmagnetic conductive layer is chosen from Cu, Ru, Cr, Re, and Ir, or Cu, Ru, Cr, Re and Ir -- more than 50atom% -- it consists of an included alloy.
[0025]

[Embodiment of the Invention] (Gestalt of the 1st operation) The 1st operation gestalt about the circuitry of the magnetic memory apparatus of this invention is hereafter explained using the circuit diagram of drawing 1.

[0026] The magnetic memory apparatus of this invention equips each of two or more memory cells to constitute with two or more tunnel junctions. Although the 1st operation gestalt explains using the double tunnel junction component 11 equipped with two tunnel junctions, the gestalt which extended this to the multiplex tunnel junction is also included in this invention.

[0027] The configuration of the double tunnel junction components 11a and 11b shown in drawing 1 is explained using the component of 11a. Component 11a is equipped with tunnel junction 11a-1 which consists of the 1st ferromagnetic magnetization fixing film / the 1st tunnel insulator layer / magnetic layer, and tunnel junction 11a-2 which consist of the 2nd ferromagnetic layer / the 2nd tunnel insulator layer / the 2nd ferromagnetic magnetization fixing film. [1st] If the laminating of these is carried out one by one, it will become the order of a laminating like the 1st ferromagnetic magnetization fixing film / the 1st tunnel insulator layer / the 1st magnetic layer / nonmagnetic conductive layer / the 2nd magnetic layer / the 2nd tunnel insulator layer / 2nd ferromagnetic magnetization fixing film. [0028] The 1st and 2nd ferromagnetism magnetization fixing film is a ferromagnetic to which magnetization was fixed, and the magnetization does not change in a signal field. The 1st and 2nd magnetic layers always carry out antiferromagnetism association of the magnetization of the 1st and 2nd magnetic layers with the mutual nonmagnetic conductive layer inserted in between. Although the 1st and 2nd magnetic layers and a nonmagnetic conductive layer are collectively used as the magnetization storage film, it is the 1st and 2nd magnetic layers that the sense of magnetization changes by impression of a signal field.

[0029] Differential detection of the storage information on these tunnel junction components 11a and 11b is explained using tunnel junction component 11a of <u>drawing 1</u> . informational storage -- always -- each -- it carries out so that one side of tunnel junction 11a-1 and 11a-2 may serve as the low resistance RP and another side may serve as the high resistance RAP. Here, magnetization of the magnetic layer which constitutes the tunnel junction with the same low resistance RP, and the ferromagnetic magnetization fixing film is resistance in the parallel condition mutually, and the magnetization of a ferromagnetic layer and the ferromagnetic fixing film of the high resistance RAP is resistance in the condition of anti-parallel mutually.

[0030] If the tunnel current of hard flow is mutually passed to this tunnel junction 11a-1 and 11a-2, the difference of the flowing tunnel current value or a load electrical potential difference can carry out differential detection of each junction as the sum. The tunnel current of hard flow is a current which flows from the 1st magnetic layer to the 1st magnetic magnetization fixing film through the 1st tunnel insulator layer, and flows from the 2nd magnetic layer to the 2nd magnetic magnetization fixing film through the 2nd tunnel insulator layer in tunnel junction 11a-2 in tunnel junction 11a-1 mutually. Or the current which flows from the 1st magnetic magnetization fixing film to the 1st magnetic layer to the 2nd magnetic layer again through the 2nd magnetic magnetization fixing film to 2nd tunnel insulator layer through the 1st tunnel insulator layer is sufficient.

[0031] Since the 1st ferromagnetic magnetization fixing film is connected to a bit line 13, the 2nd ferromagnetic magnetization fixing film is connected to a bit line 12 and this double tunnel junction component 11a is connected to the common sense amplifier 17, differential detection of a current difference or a load electrical-potential-difference difference is attained by passing the current of hard flow mutually.

[0032] Electrical connection of the storage film is carried out to the source drain of transistor 14a of drawing 1. This is made with the 1st magnetic layer which constitutes the storage film, nonmagnetic conductive layers, all the 2nd magnetic layer, and a certain configuration by which is, and crawls and

electrical connection is carried out to a source drain through a conductive layer in whether it is a gap. [0033] Parallel connection of other double tunnel junction components with the same configuration as double tunnel junction component 11a, for example, the double tunnel junction component 11of drawing 1 b, is carried out to bit lines 12 and 13 in the same format as component 11a. Moreover, connection between the storage film of the double tunnel junction component 11b and cel transistor 14b as well as it of double tunnel junction component 11a is made.

[0034] Two or more tunnel junction components connected to the same bit lines 12 and 13 can prepare more than one, and are arranged in the shape of an array in the direction in which the bit lines 12 and 13 of drawing 1 are extended. Moreover, as for the cel transistors 14a and 14b of the memory cell connected to the same bit line of drawing 1, common connection of the many items of a source drain is made at the source drain of the pass transistor 15. The gate of each cel transistor is connected to the corresponding word lines 16a and 16b. Under the present circumstances, although not illustrated, common connection of the gate electrode of the cel transistor of the memory cell arranged in the shape of an array in the die-length direction of a word line can be made at the same word line. [0035] While it becomes unnecessary to be able to constitute one memory cell, to be able to realize a differential method, and to use a reference cel by one transistor and the double tunnel junction component with the 1st operation gestalt, it can contribute to contraction of bit size greatly, and largecapacity-izing of a memory apparatus is possible. Moreover, since the problem of the variation in a cel transistor can be reduced, a noise can be reduced sharply, and compared with MRAM of the result former, a S/N ratio big 10 or more times is obtained. Moreover, in order to use the multiplex tunnel junction more than a duplex, the bias dependency of TMR is also small. Moreover, by the small current, since the storage film is equipped with the 1st and 2nd ferromagnetic layers combined in antiferromagnetism, even if an anti-field is small and a memory cell becomes small, since efficient writing is possible, the small mass nonvolatile memory of power consumption can be offered. (Gestalt of the 2nd operation) Writing/read-out of magnetic information are explained to be the structures of the memory apparatus which constitutes the circuit explained in the 1st operation gestalt from the 2nd operation gestalt using the sectional view of drawing 2. In addition, the same sign is given to the configuration same among drawing 2 as drawing 1, and the detailed explanation is omitted. [0036] In the double tunnel junction component 11 of this operation gestalt, laminating formation of the 1st ferromagnetic magnetization fixing film 21/the 1st magnetic layer [ 2nd ] 25 of 24/of the 23/nonmagnetic conductive layers of 1st magnetic layer of 22/of tunnel insulator layers/the 2nd tunnel insulator layer 26/the 2nd ferromagnetic magnetization fixing film 27 is carried out one by one, and the 2nd magnetic layer of 24/of the 23/nonmagnetic conductive layers of 1st magnetic layer constitutes the storage film 28. The 1st tunnel junction is constituted by the 1st ferromagnetic magnetization fixing film 21/the 1st magnetic layer [1st] 23 of 22/of tunnel insulator layers, and, as for this component 11, the 2nd tunnel junction is constituted by the 2nd magnetic layer 25/the 2nd tunnel insulator layer 26/the 2nd ferromagnetic magnetization fixing film 27. Although the storage film 28 is a three-tiered structure, considering as multilayers further is also possible. In addition, the part which attached hatching in drawing 2 thru/or drawing 4, drawing 6, and drawing 7 (slash) is an interlayer insulation film. [0037] Magnetic coupling of the 1st and 2nd magnetic layers 23 and 25 of each other which constitute the storage film 28 is carried out in antiferromagnetism. That is, magnetization of the 1st and 2nd magnetic layers 23 and 25 is held mutually at the reverse sense, and mutual magnetization is maintained by the reverse sense even after being reversed with an external magnetic field. Such antiferromagnetismmagnetic coupling is realizable by inserting the thin nonmagnetic conductive layer 24 in between the 1st and 2nd magnetic layers 23 and 25.

[0038] although the ingredient of the nonmagnetic conductive layer 24 which urges switched connection to the 1st and the 2nd a little more than magnetic layer is selectable from a well-known thing -- Cu, Ru, Cr, Re, Ir(s), and these one -- more than 50atom% -- it is desirable to use the included alloy. Since antiferromagnetism switched connection is obtained by thickness with antiferromagnetism switched connection thin strong moreover, especially Ru, Re, and Ir are desirable.

[0039] Moreover, in order to urge the flux reversal by the low current field, as for two magnetic layers

which carried out antiferromagnetism association, it is desirable for the values of magnetization to differ mutually. Therefore, it is desirable to use the magnetic layer of an ingredient which the thickness of the 1st and 2nd magnetic layers differs, or is different.

[0040] Magnetization of the 1st and 2nd ferromagnetic magnetization fixing film 21 and 27 is that magnetization of \*\*\*\*\*\* which fixes in the same direction mutually, and the 1st and 2nd magnetic layers 23 and 25 which carried out antiferromagnetism association is reversed from the condition of "1" of drawing 2 to the condition of "0", as shown in drawing 2, and a change of the storage information on this memory cell is made.

[0041] Since the sense of magnetization of the 1st ferromagnetic magnetization fixing film 21 and the 1st magnetic layer 23 is anti-parallel mutually and the condition of "1" of drawing 2 has the mutually parallel sense of magnetization of the 1st tunnel junction of the high resistance RAP, the 2nd magnetic layer 25, and the 2nd ferromagnetism magnetization fixing film 27, the 2nd tunnel junction serves as the low resistance RP. On the other hand, since the condition of "0" of drawing 2 has the mutually parallel sense of magnetization of the 1st ferromagnetic magnetization fixing film 21 and the 1st magnetic layer 23, and the sense of magnetization of the low resistance RP, the 2nd magnetic layer 25, and the 2nd ferromagnetism magnetization fixing film 27 of the 1st tunnel junction is anti-parallel mutually. resistance of the 2nd tunnel junction can be performed with the high resistance RAP. [0042] Next, an approach to write in such storage information is explained. for making information memorize -- the word line (WL) of drawing 2 -- it carries out to 29 and 30 by \*\*(ing) the signal current. It is long to the longitudinal direction of the space of drawing 2, elongation and WL30 are long to the perpendicular direction of space, and WL29 is extended. Information is memorized by passing the signal current to these both by only the double tunnel junction component 11 in that intersection. As shown in drawing 2, the storage film 28 is connected to one side of the source drain 31 of the cel transistor 14 through the contact column (wiring) which consists of a conductive ingredient, and the source drain 31 of another side of the cel transistor 14 is connected to the pass transistor 15 of drawing 1. If the gate 32 of a cel transistor is made to turn off in case storage actuation is performed, a current will not flow to a tunnel junction. In addition, as a dotted line shows to drawing 2, from space, the contact column which connects one side of the source drain 31 with the storage film 28 is located in this side or the back, and crosses through a bit line 13 and a word line 29, and an interlayer insulation film. [0043] Next, the means which reads the storage information on a memory cell is explained. the current or voltage drop mutually accompanying [by making into an ON state the gate 32 of the cel transistor 14 shown in drawing 2 / a double tunnel junction ] a sink and it for the tunnel current of hard flow -- a bit line (BL) -- in the cel amplifier 14 of drawing 1, differential detection is carried out via 12 and 13. A signal level is set to deltaV (= (RAP-RP) Id) or -deltaV corresponding to above-mentioned "1" and "0", and the magnitude of TMR itself can be used as a signal. For this reason, a very big S/N ratio is

[0044] Moreover, the double tunnel junction which carried out the laminating to the length shown in drawing 1 can be greatly contributed to contraction of bit size. Moreover, if a soft magnetism layer is used for two magnetic layers 23 and 25 which carried out antiferromagnetism association, since coercive force will become small, even if a field required to write in magnetic information is small and component size becomes small, a storage current does not become large but is a low-power mold. [0045] Like the 1st operation gestalt, since it is not necessary to use a reference cel and to take into consideration the variation in a transistor or a tunnel junction component, cost can be reduced remarkably further again.

obtained. In addition, 10 of drawing 2 shows semi-conductor substrates, such as silicon, and 31 shows a

[0046] In order to enlarge read-out sensibility, it is desirable to use the large ingredient of a magneto-resistive effect for the 1st and 2nd ferromagnetism magnetization fixing film or the magnetic material of the 1st and 2nd magnetic layers. Therefore, magnetic layers 23 and 25 and the ferromagnetic magnetization fixing film 21 and 27 can use half metal, such as the magnetic substance, such as Co, Fe, CoFe, CoNi, CoFeNi, and a FeNi alloy, and NiMnSb, and Co2MnGe, etc. If half metal has a large rate of spin polarization since an energy gap exists in one spin band, and this is used, a bigger magneto-

source drain electrode.

resistive effect can be acquired and the big signal output as a result will be obtained.

[0047] Moreover, it is possible to use well-known various means for a means to fix magnetization of the ferromagnetic magnetization fixing film 21 and 27. For example, a means to use the ferromagnetic high ingredient of an anti-field for the ferromagnetic magnetization fixing film 21 and 27 rather than a synthetic field required for the flux reversal of the magnetic layers 23 and 25 of the storage film 28, Moreover, a means to make the ferromagnetic magnetization fixing film 21 and 27 carry out contact arrangement of the antiferromagnetism film, and to fix magnetization of the ferromagnetic magnetization fixing film using the switched connection of the antiferromagnetism film and the ferromagnetic magnetization fixing film, There is a means to change to the antiferromagnetism film, to make carry out contact arrangement of the hard magnetic film, and to fix magnetization of the ferromagnetic magnetization fixing film 21 and 27 by the leakage field etc. As an antiferromagnetism film ingredient used for switched connection, FeMn, IrMn, PtMn, etc. can use what is used by the usual spin bulb GMR.

[0048] Moreover, as tunnel insulator layers 22 and 26, various insulating non-magnetic materials, such as aluminum 2O3, Ta2O5, silicon oxide, and MgO, can be used. The desirable range of such thickness is 30A from 5A.

[0049] furthermore, a thin film for magnetic cells which was explained above -- molecular beam epitaxy (MBE) -- it is producible using the usual thin film deposition systems, such as law, various spatters, and vacuum deposition. Moreover, structure as shown in an operation gestalt is producible using ultra-fine processing technology and a multilayer-interconnection technique.

[0050] (Gestalt of the 3rd operation) Writing/read-out of the magnetic information are explained to be other structures of the memory apparatus which constitutes the circuit explained in the 1st and 2nd operation gestalten from the 3rd operation gestalt using the informality Fig. of the cross-section structure of <u>drawing 3</u>, and a circuit. The sign same about the configuration same among <u>drawing 3</u> as <u>drawing 1</u> and drawing 2 is attached, and the detailed explanation is omitted.

[0051] On the other hand with this operation gestalt, it is the circuit of bit lines 12 and 13 which connected the sense amplifier 17 with the bit line 13 through the transistor 33 in drawing 3. By drawing 2, one of two word lines 29 and 30 is omissible with this. That is, at the time of information writing, the current is made into a sink and coincidence and the transistor 33 is made the bit line 12 and the word line 34 at the OFF state. By this, the current passed to the bit line 12 does not flow a tunnel junction, but plays the role of only field generating for writing.

[0052] In addition, to two tunnel junctions of the double tunnel junction component 11, the tunnel current of hard flow can be mutually passed by making a transistor 33 into an ON state at the time of read-out, and above-mentioned differential detection is possible.

[0053] Thus, one word line can be omitted by insertion of a transistor 33, and the number of wiring layers can be reduced.

[0054] (Gestalt of the 4th operation) Writing/read-out of the magnetic information are explained to be other structures of the memory apparatus which constitutes the circuit explained in the 1st operation gestalt from the 4th operation gestalt using the informality Fig. of the cross-section structure of drawing 4, and a circuit. In addition, the sign same about the same configuration as drawing 1 in drawing 4 thru/or drawing 3 is attached, and the detailed explanation is omitted.

[0055] With the 4th operation gestalt, as shown in drawing 4, connection between one side of the source drain 31 of a transistor 14 and the storage film 28 is made through a bit line 12 and the magnetic electrode 35. This establishes a hole in the 2nd tunnel insulator layer 26 and the 2nd ferromagnetic magnetization fixing film 27 which are shown in drawing 2, and creates it by embedding an insulating material in the hole. Moreover, it may change to the ferromagnetic electrode 35, the nonmagnetic electric conduction film may be used, and deposition and processing of the nonmagnetic electric conduction film are needed apart from membrane formation of the ferromagnetic magnetization fixing film 27 in this case.

[0056] If the switch on which the current was connected to the bit line 12 and the word line 34 at the sink and the bit line 13 at the time of the writing of magnetic information is made into the OFF state by

the configuration as shown in <u>drawing 4</u>, the writing of the magnetic information on the storage film 28 is possible for tunnel current to the double tunnel junction 11 by the synthetic field of two currents which do not flow but flow a bit line 12 and a word line 34.

[0057] Moreover, it becomes possible to pass a reverse current to each junction which made the transistor 33 of <u>drawing 4</u> into the ON state, and it is made for a current to flow to bit lines 12 and 13, could energize for read-out of storage information to the double tunnel junction 11 by making a transistor 14 into an ON state, and was explained to it with the 1st operation gestalt.

(5th operation gestalt) Although the 1st thru/or 4th operation gestalt explained the structure and circuitry at the time of using a transistor and a tunnel junction component for a memory cell, the 5th operation gestalt explains the circuitry which used cel diode instead of the cel transistor using the circuit diagram of <u>drawing 5</u>. In addition, the same sign is given to the configuration same among <u>drawing 5</u> as <u>drawing 1</u> thru/or <u>drawing 4</u>, and the detailed explanation is omitted.

[0058] <u>Drawing 5</u> is an electrical circuit at the time of replacing cel tolan Sister 14a and 14b in <u>drawing 1</u> for Diodes 51a and 51b. however, since diode does not have a cel optional feature, it is made possible -- as -- <u>drawing 5</u> -- a bit line (BL) -- the selection transistors 55 and 56 are formed in the end of 12 and 13. Compared with preparing a cel transistor in each memory cell, the bad influence to large-capacityizing of a memory apparatus has few these selection transistors 55 and 56 that what is necessary is just to prepare in each one bit line.

[0059] The read-out actuation in this circuit is the same as that of what was explained in <u>drawing 1</u>, except that the cel transistor 14 replaces diode 51, and detailed explanation is omitted.

[0060] Moreover, write-in actuation can be performed by passing a current to the word line for magnetic information writing which is not shown in <u>drawing 5</u>, or BL 12 and 13. The current passed to BL 12 and 13 contributes only to field generating, without flowing for the tunnel junction component 11 by using diode 51. Of course, two word lines for magnetic information writing which intersect perpendicularly mutually may be used.

(Gestalt of the 6th operation) Writing and read-out of the magnetic information are explained to be the structures of the memory cell which constitutes the circuit explained in the 5th operation gestalt from the 6th operation gestalt using the informality Fig. of the cross-section structure of drawing 6, and a circuit. In addition, about the same configuration as drawing 1 thru/or drawing 5, the same sign is attached among drawing 6, and the detailed explanation is omitted.

[0061] Diode 51 is formed in the upper part of the storage film 28 of the double tunnel junction component 11 in the example of <u>drawing 6</u>. Diode 51 has the property that can use pn junction diode, the schottky diode using contact to a metal and a semi-conductor, the diode of other common knowledge, etc., a current flows by impression of forward voltage in junction of two layers fundamentally, and a current does not flow by impression of reverse voltage. In <u>drawing 6</u>, a current is passed in WL34 for storage, and the upper part BL12, and storage information is written in them using the synthetic field. Since diode 51 exists at this time, a current does not flow for a double tunnel junction component.

[0062] Read-out of storage information can carry out differential detection by choosing the diode 51 of drawing 6, and two BL(s) 12 and 13.

(Gestalt of the 7th operation) Writing and read-out of the magnetic information are explained to be other structures of the memory apparatus which constitutes the circuit explained in the 5th operation gestalt from the 7th operation gestalt using the informality Fig. of the cross-section structure of drawing 7 R> 7, and a circuit. In addition, about the same configuration as drawing 1 thru/or drawing 6, the same sign is attached among drawing 7 R> 7, and the detailed explanation is omitted.

[0063] The cross-section structure which formed diode 51 in the lower part of the double tunnel junction component 11 is shown in <u>drawing 7</u>. This structure performs the writing to the storage film 28 because the bottom bit line 13 passes a current to elongation and the vertical bit lines 12 and 13 for a long time to the space perpendicular direction of <u>drawing 7</u> and generates a synthetic field. Since there is diode 51 too at this time, a current does not flow for the double tunnel junction component 11. Read-out can be performed by choosing WL53 extended to a space perpendicular direction by <u>drawing 7</u> linked to diode,

and BL 12 and 13.

[0064] If the diode 51 explained with the 5th thru/or 7th operation gestalt is used, it reads by adjusting the resistance and a current can be adjusted. For example, it will read, if resistance of diode is enlarged, and a current becomes small, bias voltage becomes small as a result, and the big advantage that the fall of the TMR effectiveness can be controlled is brought about. In addition, the same of adjustment of such bias voltage is said of the case of the operation gestalt of the 1st which used the transistor as a switching device thru/or 4.

[0065] Although each class used for the tunnel junction component in a memory cell the double tunnel junction component by which laminating formation was carried out to the perpendicular direction of a substrate side with the 2nd [ which was explained above ] thru/or 4th, 6th, and 7th operation gestalt, the tunnel junction component of this invention is not restricted to this, but can be changed variously. That is, it is applicable also to the multiplex tunnel component more than a duplex. Moreover, modification of structure is possible in the range which laminating formation does not necessarily have to be carried out and does not deviate from the meaning of this invention.

[0066] Moreover, as the third invention was described, the magnetic memory apparatus of the method with which the tunnel junction of the low resistance RP and another side carries out differential detection of the current difference or load electrical-potential-difference difference of the current which constitutes so that the relation of the high resistance RAP may be maintained, and branches in a nonmagnetic conductive layer, and which flows the 1st tunnel junction, and the current which flows the 2nd tunnel junction also has the tunnel junction which is always one side within the limits of this invention using two 1-fold tunnel junctions.

[0067] Since one transistor and two tunnel junction components which connect a memory cell with a nonmagnetic conductive layer can constitute from the magnetic memory apparatus of the third invention, a transistor count can be reduced and contraction of the problem of dispersion in a switch (a transistor or diode) and the area of one cel can be realized. Moreover, it can have the property excellent in the S/N ratio.

[0068] As structure of realizing the magnetic memory apparatus of the third invention, the 1st tunnel junction linked to a nonmagnetic conductive layer and the 2nd tunnel junction can be estranged and formed in extent whose antiferromagnetism association between magnetic layers is lost. Functionally, unlike the 1st thru/or 7th already described operation gestalt, not using antiferromagnetism association of the 1st and 2nd magnetic layers by the nonmagnetic electric conduction film, the flux reversal of these magnetic layers is controlled independently, and the tunnel junction which is always one side realizes differential detection because the tunnel junction of the low resistance RP and another side gives the relation of the high resistance RAP. Therefore, a write-in line required for the flux reversal of both the ferromagnetism layer is needed for every tunnel junction.

[0069] In addition, this invention is the range which does not deviate from the meaning expressed above, and modification and combination are variously possible for it based on the 1st thru/or 7th operation gestalt.

[0070]

[Effect of the Invention] The magnetic memory apparatus of this invention can realize a differential method using one switch (a transistor and diode) and two tunnel junctions, and can realize the outstanding S/N ratio. Moreover, it can contribute to contraction of bit size greatly, and enlargement of storage capacity is possible. Moreover, since the problem of the variation in a transistor or diode can be reduced, a noise can be reduced sharply.

[Translation done.]

## \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] The circuit diagram for explaining the 1st operation gestalt of this invention.

[Drawing 2] the cross-section structure for explaining the 2nd operation gestalt of this invention, and a part -- the informality Fig. of a circuit.

[Drawing 3] the cross-section structure for explaining the 3rd operation gestalt of this invention, and a part -- the informality Fig. of a circuit.

[Drawing 4] the cross-section structure for explaining the 4th operation gestalt of this invention, and a part -- the informality Fig. of a circuit.

[Drawing 5] The circuit diagram for explaining the 5th operation gestalt of this invention.

[Drawing 6] the cross-section structure for explaining the 6th operation gestalt of this invention, and a part -- the informality Fig. of a circuit.

[Drawing 7] the cross-section structure for explaining the 7th operation gestalt of this invention, and a part -- the informality Fig. of a circuit.

[Drawing 8] The circuit diagram of the conventional magnetic memory apparatus of this invention.

[Description of Notations]

1a, 1b, 11a-1, 11a-2, 11b-1, 11b-2 -- Tunnel junction component

2, 12, 13 -- Bit line

3, 16a, 16b -- Word line for cel selection

4a, 4b, 14a, 14b -- Cel transistor

5 15 -- Pass transistor

6.17 -- Sense amplifier

7 -- Bit line for reference cels

8 -- Plate line

10 -- Substrates, such as a semi-conductor

29, 30, 34 -- Word line for writing

31 -- Source drain electrode

32 -- Gate electrode

33, 55, 56 -- Switch transistor

51, 51a, 51b -- Diode

## [Translation done.]

## (19) 日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出顧公開番号 特開2001-266567 (P2001-266567A)

(43)公開日 平成13年9月28日(2001.9.28)


(51) Int.Cl.7	識別記号	FΙ	デーマコート*(参考)
G11C 11/15		G11C 11/15	5 E 0 4 9
H01F 10/06		H01F 10/06 5F083	
10/26		10/26	
10/32		10/32	
· · · ·	451	H01L 27/10	451
H01L 27/10	審査請求		, (全 12 頁) 最終頁に続く
(21)出願番号	特顧2000-75168( P2000-75168)	(71)出願人 000003078 株式会社東	2
(22)出願日	平成12年3月17日(2000.3.17)	東京都港区	芝浦一丁目1番1号
( <i>CL)</i> (LIBA LI	- mile- 0/11 H (moor of 11)	(72)発明者 猪俣 浩一!	<b>R</b>
		神奈川県川	商市幸区小向東芝町1番地 株
		式会社東芝	研究開発センター内
		(72)発明者 中島 健太	<b>B</b>
		神奈川県川	商市幸区小向東芝町1番地 株
		式会社東芝	研究開発センター内
		(74)代理人 100083161	
		弁理士 外	川 英明
			最終頁に続く

## (54) 【発明の名称】 磁気メモリ装置

# (57)【要約】

【課題】大きな信号電圧と大きなS/Nをもち、大容量 化に寄与する新しい磁気メモリ装置の提供。

【解決手段】第1磁化固着膜と、第1磁化固着膜と近接配置された第1トンネル絶縁膜と、第1トンネル絶縁膜を介して第1磁化固着膜と対向配置され外部磁界により磁化の向きが変わる第1磁性層を備える第1トンネル接合11a-1と、第1強磁性層と反強磁性結合して外部磁界によって磁化の向きが変わる第2磁性層、第2トンネル絶縁膜と、第2トンネル絶縁膜を介して第2磁性層に対向配置された第2磁化固着膜を備える第2トンネル接合11a-2を備え、常に第1トンネル接合と第2トンネル接合の一方が低抵抗、他方が高抵抗を維持する。読み出し電流は、セルトランジスタ16aを介して、第1トンネル接合と第2トンネル接合に分流され、その電流差あるいは負荷電圧の差をセンスアンプ17によって差動検出できる。



置。

【特許請求の範囲】

【請求項1】磁化方向が固定された第1強磁性磁化固着 膜と、

1

前記第1強磁性磁化固着膜と近接配置された第1トンネ ル絶縁膜と、

前記第1トンネル絶縁膜を介して前記第1強磁性磁化固 着膜と対向配置され、外部磁界により磁化の向きが変わ る第1磁性層、前記第1強磁性層と反強磁性結合し、前 記外部磁界により磁化の向きが変わる第2磁性層、及び 前記第1及び第2強磁性層間に配置され前記第1及び第 10 2 磁性層を反強磁性結合させる非磁性導電層を備えた磁 気記憶膜と、

前記磁気記憶膜に近接配置された第2トンネル絶縁膜

前記第2トンネル絶縁膜を介して前記第2磁性層に対向 配置された第2強磁性磁化固着膜とを備えるトンネル接 合素子.

前記磁気記憶膜に電気接続する第1配線、

前記第1強磁性磁化固着膜に電気接続する第2配線、及 び前記第2強磁性磁化固着膜に電気接続する第3配線を 備えることを特徴とする磁気メモリ装置。

【請求項2】前記磁気記憶膜と前記第1強磁性磁化固着 膜との間を流れる第1トンネル電流と、前記磁気記憶膜 と前記第2強磁性磁化固着膜との間を流れる第2トンネ ル電流との電流差、あるいは負荷電圧差を差動方式で検 出することを特徴とする請求項 1 記載の磁気メモリ装 置。

【請求項3】磁化方向が固定された第1強磁性磁化固着

前記第1磁性膜と近接配置された第1トンネル絶縁膜

前記第1トンネル絶縁膜を介して前記第1強磁性磁化固 着膜と対向配置され、外部磁界により磁化の向きが変わ る第1磁性層、前記第1磁性層と反強磁性結合し、前記 外部磁界により磁化の向きが変わる第2磁性層、及び前 記第1及び第2磁性層間に配置され前記第1及び第2磁 性層を反強磁性結合させる非磁性導電層を備える磁気記

前記磁気記憶膜に近接配置された第2トンネル絶縁膜

前記第2トンネル絶縁膜を介して前記第2磁性層に対向 配置された第2強磁性磁化固着膜とを備えるトンネル接 合素子を具備し、

前記磁気記憶膜と前記第1強磁性磁化固着膜との間を流 れる第1トンネル電流と、前記磁気記憶膜と前記第2強 磁性磁化固着膜との間を流れる第2トンネル電流の電流 差、あるいは負荷電圧差を差動方式で検出することを特 徴とする磁気メモリ装置。

【請求項4】前記磁気記憶膜に電気接続する第1配線、 前記第1強磁性磁化固着膜に電気接続する第2配線、及 50 r,Re, Irから選ばれる金属、あるいはCu, R

び前記第2強磁性磁化固着膜に電気接続する第3配線を 備えることを特徴とする請求項3記載の磁気メモリ装

【請求項5】前記第1強磁性磁化固着膜、前記第1トン ネル接合膜、前記第1磁性層、前記非磁性導電層、前記 第2磁性層、前記第2トンネル接合膜、及び前記第2強 磁性磁化固着膜は積層形成されていることを特徴とする 請求項1及び請求項3のいずれかに記載の磁気メモリ装

【請求項6】前記磁気記憶膜は前記第1配線を介してト ランジスタのソース・ドレイン電極の一方に接続されて いることを特徴とする請求項1及び4のいずれかに記載 の磁気メモリ装置。

【請求項7】前記第2及び第3配線はセンスアンプに接 続されていることを特徴とする請求項1及び4のいずれ かに記載の磁気メモリ装置。

【請求項8】前記トンネル接合素子及び前記トランジス タからなるメモリセルを行方向及び列方向にアレイ状に 備ることを特徴とする請求項6に記載の磁気メモリ装 20 層。

【請求項9】前記列方向に伸びる前記第1配線及び前記 行方向に伸びる前記第2及び第3配線を複数本備えると とを特徴とする請求項8に記載の磁気メモリ装置。

【請求項10】前記列方向に並ぶ複数の前記セルトラン ジスタのゲート電極は一本の配線に共通接続されている ことを特徴とする請求項9記載の磁気メモリ装置。

【請求項 1 1】前記行方向に並ぶ複数の前記トンネル接 合素子の第1の強磁性磁化固着膜は前配第2配線に共通 接続され、第2の強磁性磁化固着膜は前記第3配線に共 30 通接続されていることを特徴とする請求項9記載の磁気 メモリ装置。

【請求項12】前記第2及び第3配線は前記トンネル接 合素子を上下から挟み、互いに交差する磁気書き込み用 配線を2本備えることを特徴とする請求項5記載の磁気 メモリ装置。

【請求項13】前記第2及び第3配線のいずれか一とセ ンスアンプとの間にスイッチを備え、前記スイッチと接 続される配線は別の配線と交差する磁気書き込み用配線 を備えることを特徴とする請求項7記載の磁気メモリ装 40 置。

【請求項14】前記第1強磁性磁化固着膜及び前記第2 強磁性磁化固着膜のうち基板主面より離れて形成された 膜と同一層上に形成され、前記第1配線と前記磁気記憶 膜を電気的に接続する電極膜を備えることを特徴とする 請求項1及び4のいずれかに記載の磁気メモリ装置。

【請求項15】前記磁気記憶膜は前記第1配線を介して ダイオードに接続されていることを特徴とする請求項1 及び4記載のいずれかに記載の磁気メモリ装置。

【請求項16】前記非磁性導電層は、Cu, Ru, C

20

3

u, Cr,Re, Irを50atom%以上含む合金からなることを特徴とする請求項1及び3のいずれかに記載の磁気メモリ装置。

[請求項17]前記第1及び第2の強磁性層の厚さが互いに異なることを特徴とする請求項1及び請求項3に記載の磁気メモリ装置。

【請求項18】前記第1及び第2の強磁性層は、互いに 磁気モーメントの異なる磁性材料からなることを特徴と する請求項1及び請求項3に記載の磁気メモリ装置。

【請求項19】磁化方向が固定された第1強磁性磁化固 着膜、前記第1強磁性磁化固着膜と近接配置された第1 トンネル絶縁膜、及び前記第1トンネル絶縁膜を介して 前記第1強磁性磁化固着膜と対向配置され外部磁界によって磁化の向きが変わる第1磁性膜を備え、前記第1磁 性膜の磁化の向きが前記固定磁化の向きと略平行状態で 電気抵抗が低く、前記第1強磁性膜の磁化の向きが前記 固定磁化の向き略反平行状態で電気抵抗が高い第1トン ネル接合部と、

磁化方向が固定された第2強磁性磁化固着膜、前記第2 強磁性磁化固着膜と近接配置された第2トンネル絶縁 膜、及び前記第2トンネル絶縁膜を介して前記第2強磁 性磁化固着膜膜と対向配置され、外部磁界によって磁化 の向きが変わる第2磁性膜を備え、前記第2磁性膜の磁 化の向きが前記固定磁化の向きと略平行状態で電気抵抗 が低く、前記第2磁性膜の磁化の向きが前記固定磁化の 向き略反平行状態で電気抵抗が高い第2トンネル接合部 と、

前記第1及び前記第2磁性膜を電気的に接続する非磁性 導電膜と、

前記非磁性導電膜に電気接続するセルスイッチと、 前記第1強磁性磁化固着膜に電気接続する第2配線と、 前記第2強磁性磁化固着膜に電気接続する第3配線とを 備えることを特徴とする磁気メモリ装置。

【請求項20】前記第1及び第2トンネル接合部、及び前記セルスイッチから構成されるメモリセルを行方向及び列方向にアレイ状に備えることを特徴とする請求項1 9記載の磁気メモリ装置。

[請求項21]前記第1トンネル接合部及び前記第2トンネル接合部は、常に一方の抵抗が高抵抗であり他方の抵抗が低抵抗であることを特徴とする請求項19記載の 40 磁気メモリ装置。

【請求項22】前記第1トンネル接合及び前記第2トンネル接合は、前記第1及び第2磁性膜間に前記非磁性導電膜が配置されるように積層形成され、前記非磁性導電膜は前記第1及び第2磁性膜を反強磁性結合させることを特徴とする請求項19記載の磁気メモリ装置。

#### 【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、磁性膜を用いた情 報記憶装置に関わり、特に強磁性トンネル接合を利用し た磁気メモリ装置に関する。

[0002]

【従来の技術】一方、近年、非磁性層を挟んで積層配置された2つの磁性層を持つ積層膜において、磁気抵抗効果(MagnetoResistance)の一種、いわゆる巨大磁気抵抗(GiantMR)効果が得られるととが発見された。これは、磁性層と非磁性層とを数nmの周期で交互に積層し、非磁性層を介して相対する磁性層の磁気モーメントを反平行状態で磁気的に結合させた積層膜、いわゆる人工格子膜によって実現できることが報告されている。例えば、Fe/Crの人工格子膜(Phys. Rev.Lett. 61, 2472 (1988)参照)や、Co/Cuの人工格子膜(J.Magn.Magn.Mater.. 94, L1 (1991), Phys.Rev.Lett.66, 2152 (1991)参照)等である。

【0003】また、非磁性金属層を介して強磁性層を積層した強磁性層/非磁性層/強磁性層からなる金属サンドイッチ膜において、強磁性層間の交換結合がなくなる程度に非磁性金属層の膜厚を厚くし、かつ、一方の強磁性層に接してFeMnなどの反強磁性膜を配置して交換結合させることにより、その強磁性層の磁気モーメントを固定し、他方の強磁性層の磁化(スピン)のみを外部磁場で容易にスイッチできるようにした、いわゆるスピンバルブ膜が知られている(米国特許第5,206,590参照)。この場合、2つの強磁性層間の交換結合が弱いため小さな磁場でスピンを反転できるので人工格子膜に比べて感度の高い磁気抵抗効果素子を提供でき、高密度磁気記録用再生ヘッドとして、現在実用化されている。

[0004]以上は積層膜の膜面に平行に、面内電流を流した場合の磁気抵抗効果であるが、膜面に垂直方向に 電流を流す、いわゆる垂直磁気抵抗効果を利用すると、 さらに大きな磁気抵抗効果が得られることが知られてい る(Phys.Rev.Lett. 66, 3060(1991)参照)。

[0005] さらに、磁性層/絶縁層/磁性層からなる 3層膜において、外部磁場によって2つの強磁性層のスピンを互いに平行あるいは反平行にすることにより膜面垂直方向のトンネル電流の大きさが互いに違うことを利用した強磁性トンネル接合による巨大磁気抵抗(TMR)効果も知られている(J. Magn. Magn. Mater. 139, L23 1 (1995))。

【0006】また、絶縁層を二つ備えた磁性層/絶縁層/磁性層/絶縁層/磁性層の三つの磁性層と二つの絶縁層からなる強磁性2重トンネル接合素子も公開されている(特開平8-69581号)。さらに、特開平10-308313号には、両側の絶縁層によって挟まれた中央の強磁性体を微粒子状にした強磁性2重トンネル接合素子が開示されている。これらの強磁性2重トンネル接合素子は、バイアス電圧によるTMR効果の低下が小さいという特長がある

[0007]一方、巨大磁気抵抗効果素子を磁気ヘッド 50 等の磁界センサに使用する代わりに、不揮発性磁気メモ 5

リ装置(MRAM: Magnetoresistive random access memor y)に利用することも最近研究されている(J.Appl.Phys. 85、5822 (1999), J. Appl. Phys.85,5828 (1999).)。 この場合、保磁力の異なる二つの強磁性層で非磁性金属層を挟んだ擬スピンバルブ素子や強磁性トンネル効果素子が検討されている。MRAMへ利用する場合にはこれらの素子を行方向及び列方向に広がるようにマトリックス状に配置し、別に設けた配線に電流を流して磁界を印加して各素子を構成する二つの磁性層の磁化を互いに平行、反平行に制御することにより"1"、"0"を記憶させ 10 る。読み出しはGMRやTMR効果を利用して行う。

[0008] GMR効果を利用した擬スピンバルブ素子は素子に電流を流すことができるため、複数の素子をシリーズにつないで大容量化し易いことから、MRAMに適している。しかし、記録する際に、保磁力の大きい磁性層のスピンを反転する必要があること、また読み出す際にも保磁力の小さい磁性層のスピンを反転する必要があることなどから、情報の書き込み・読み出しのいずれにおいても比較的大きな電流を流す必要があり、低消費電力型ではない。また、抵抗が小さいため出力電圧が小20さく、そのため高速で読み出すことが困難である。

【0009】一方、TMR効果素子を利用したMRAMは、室温でのMR変化率が20%以上と大きく、かつ抵抗が大きいのでより大きな出力電圧が得られること、また、読み出し時にスピン反転をする必要が無く、それだけ読み出し電流が小さくて済むことなどの特長があり、高速書き込み・読み出しの可能な低消費電力型の不揮発メモリとして期待されている。しかし、TMR素子はパイアス電圧とともにTMRが大きく低下し、通常300~400 mV程度のパイアス電圧が印加されるとTMR効果は半減する。MRAMは電流駆動型であるので、一定の読米

 $Vs = TMRxRxIs/2-\beta r l s$ 

となる。

【0012】すなわち、信号電圧はTMR効果に伴う抵抗変化の半分しか利用できず、しかもトランジスタ特性のバラツキがノイズとなって信号電圧を低下させてしまう。このため、このようなMRAMの信号対雑音比S/N比は30d8程度と小さい。これは参照セルを用いるアーキテクチャがもたらす結果である。例えば、トランジスタ1a、1bに対する通常の値 $\beta=0.2$ を用い、r=1k Q、Is= $10\mu$ A、R=40kQ、TMR=25%とするとVs=48mV、 $\beta$ r 1s=2mVである。従って、S/N比は201og(48/2)=27.6dBとなる。

【0013】 このようなS/N比の改善を図るために、 二つのトランジスタと二つのMTJ素子を1ビットとして用い、二つのMTJ素子には常に磁化が互いに反平行 になるように書き込み、差動検出法で読み出すというア ーキテクチャが提案されている(ISSCC国際会議発表、2 000年2月)。

【0014】一方、索子選択用にトランジスタを用いる 50 考えられる。

\* み出し電流を流して信号電圧を得る方式が取られるが、 高速読み出しのためにはセンス電流は少なくとも10μ A 程度必要なため、トンネル磁気抵抗効果素子の接合抵抗 の大きさを考えると、300~400 mV程度のバイアスが印 加されるのは避けられず、TMR効果のバイアス電圧に よる低下は大きな問題であった。本発明者らはこの問題 に対しては既に述べたような2重以上の多重トンネル接 合を用いることの有効性を見出し特許出願している。し

かし、多重トンネル接合を用いても従来のMRAMアー

キテクチャでは出力電圧はまだ十分とは言えない。
【0010】従来のMRAMアーキテクチャは図8の回路図に示すように、強磁性トンネル接合(以下、MTJとする)素子1a、1bとビット線2を、ワード線3a、3bによってON/OFF制御される素子選択用トランジスタ4a、4bを介して並列接続する。個々のMTJ素子1a、1bと素子選択用トランジスタ4a、4bは直列接続する。図8中の5はビット線2の選択用トランジスタ、6はセンスアンプ、7は参照セルに接続されるビット線、8はTMR素子1a、1bのトランジスタ4a、4bと接続される端の他端に接続されるブレート線である。

[0011] この回路では、読み出し時にMTJ素子1a,1bに接続したトランジスタ4a,4bに電流を流す必要があるため、トランジスタ特性にバラツキがあるとそれに起因するノイズが無視できない。例えば、図8において読み出しは通常、ビット線7に接続される参照セルの電圧と比較して"1", "0"を判定して行うが、読み出し信号電圧をVs、読み出し電流をIs、MTJ素子1a,1bの抵抗をR、そのTMRの抵抗変化率をMR、トランジスタの抵抗をr、そのバラツキをβと書くと、

 $-\beta$ rls (1)

とトランジスタのサイズがMTJ素子よりも大きいため にピットサイズが大きくなり、MRAMの大容量化はト ランジスタで規定されてしまうという欠点がある。これ を解消するためにトランジスタの代わりにダイオードを 用い、これとMTJ素子を直列接続した構造が提案され ている。(Proc. of Int'l. Non. Volatile Memory Tec hnology Conf. P47 (1998), IEEE Trans. Mag. 35, 283 40 2 (1999))。

[0015]

【発明が解決しようとする課題】上述の、2つのトランジスタと2つのMTJ素子を1ビットとして用い、二つのMTJ素子には常に磁化が互いに反平行になるように書き込み、差動検出法で読み出す方式では差動検出するための参照セルが不要となり、信号電圧はVs=TMRxRxIsとなり、(1)式の2倍以上と大きくなる。しかし、2素子で1ビットを構成するため1ビットのセルサイズが大きく、大容量MRAMを実現することは困難と表えたわる

【0016】また、トランジスタの代わりにダイオードを用い、これとMTJ素子を直列接続した構造では、情報の読み出しは上述と同じように参照セルが必要になり、S/N比が悪いと言う問題を抱えている。

[0017] 本発明の課題はこのような状況に鑑み、大きな信号電圧と大きなS/Nをもち、大容量化に寄与する新しい磁気メモリ装置の提供にある。

#### [0018]

【問題を解決するための手段】上記課題に鑑み、第一発 明は、磁化方向が固定された第1強磁性磁化固着膜と、 第1強磁性磁化固着膜と近接配置された第1トンネル絶 縁膜と、第1トンネル絶縁膜を介して第1強磁性磁化固 着膜と対向配置され外部磁界により磁化の向きが変わる 第1磁性層、第1強磁性層と反強磁性結合して外部磁界 によって磁化の向きが変わる第2磁性層、及び第1及び 第2強磁性層間に配置され第1及び第2磁性層を反強磁 性磁気結合させる非磁性導電層を備えた磁気記憶膜と、 磁気記憶膜に近接配置された第2トンネル絶縁膜と、第 2トンネル絶縁膜を介して第2磁性層に対向配置された 第2強磁性磁化固着膜とを備えるトンネル接合素子、磁 気記憶膜に電気接続する第1配線、第1強磁性磁化固着 膜に電気接続する第2配線、及び第2強磁性磁化固着膜 に電気接続する第3配線を備えることを特徴とする磁気 メモリ装置を提供する。

【0019】上記課題に鑑み、第二発明は、磁化方向が固定された第1強磁性磁化固着膜と、第1磁性膜と近接配置された第1トンネル絶縁膜と、第1トンネル絶縁膜を介して第1強磁性磁化固着膜と対向配置され、外部磁界により磁化の向きが変わる第1磁性層、第1磁性層と反強磁性結合して前記外部磁界によって磁化の向きが変わる第2磁性層、及び第1及び第2磁性層間に配置され第1及び第2磁性層を反強磁性結合させる非磁性導電層を備える磁気記憶膜と、磁気記憶膜に近接配置された第2トンネル絶縁膜と、第2トンネル絶縁膜を介して第2磁性層に対向配置された第2強磁性磁化固着膜と、磁気記憶膜から第1強磁性磁化固着膜へ流和る第1トンネル電流の電流値、あるいは負荷電圧を差動方式で検出することを特徴とする磁気メモリ装置を提供する。

【0020】また、上記課題に鑑み、第三発明は、磁化 方向が固定された第1強磁性磁化固着膜、第1強磁性磁 化固着膜と近接配置された第1トンネル絶縁膜、及び第 1トンネル絶縁膜を介して第1強磁性磁化固着膜対向配 置され外部磁界によって磁化の向きが変わる第1磁性膜 を備え、第1磁性膜の磁化の向きが固定磁化の向きと略 平行状態で電気抵抗が低く、第1磁性膜の磁化の向きが 固定磁化の向き略反平行状態で電気抵抗が高い第1トン ネル接合部と、磁化方向が固定された第2強磁性磁化固 着膜、第2強磁性磁化固着膜と近接配置された第2トン 50 されている。

ネル絶縁膜、及び前記第2トンネル絶縁膜を介して第2強磁性磁化固着膜膜と対向配置され、外部磁界によって磁化の向きが変わる第2磁性膜を備え、第2磁性膜の磁化の向きが固定磁化の向きと略平行状態で電気抵抗が低く、第2磁性膜の磁化の向きが固定磁化の向き略反平行状態で電気抵抗が高い第2トンネル接合部と、第1及び前記第2磁性膜を電気的に接続する非磁性導電膜と、非磁性導電膜に電気接続するセルスイッチと、第1強磁性磁化固着膜に電気接続する第2配線、及び第2強磁性磁化固着膜に電気接続する第3配線を備えることを特徴とする磁気メモリ装置を提供する。

【0021】第一発明の磁気メモリ装置において、磁気記憶膜から第1強磁性磁化固着膜へ流れる第1トンネル電流と、磁気記憶膜から第2強磁性磁化固着膜へ流れる第2トンネル電流との電流差、あるいは負荷電圧差を差動方式で検出する手段を備えることが好ましい。

[0022]第二発明の磁気メモリ装置において、磁気 記憶膜に電気接続する第1配線、第1強磁性磁化固着膜 に電気接続する第2配線、及び第2強磁性磁化固着膜に 電気接続する第3配線を備えることが好ましい。

[0023]第一乃び第二発明の磁気メモリ装置は次の 形態を備えるととが好ましい。

- 1) 第1強磁性磁化固着膜、第1トンネル接合膜、第1 磁性層、非磁性導電層、第2磁性層 、第2トンネル接合膜、及び第2強磁性磁化固着膜は積層形成されている。
- 2) 磁気記憶膜は第1配線を介してセルトランジスタの ソース・ドレイン電極の一方に接続 されている。
- 3) 第2及び第3配線は夫々の一端で同一のセンスアンプに接続されている。
- 4) トンネル接合素子及びセルトランジスタからなるメ モリセルを行方向及び列方向にアレ イ状に備る。
- 5)列方向に伸びる第1配線及び行方向に伸びる第2及 び第3配線を複数本備える。
- 6)列方向にアレイ状に並ぶ複数のセルトランジスタの ゲート電極は一本の配線に共通接続 されている。
- 7) 行方向にアレイ状に並ぶ複数のトンネル接合素子
- は、第2及び第3配線に共通接続され ている。
- 8) 第2及び第3配線はトンネル接合素子を上下から挟 の み、第2及び第3の配線と交差する 磁気書き込み 用配線を2本備える。
  - 9)第2及び第3配線のいずれかとセンスアンプとの間 にスイッチを備え、第2及び第3の 配線と交差す る磁気書き込み用配線を1本備える。
  - 10) 第1強磁性磁化固着膜及び第2強磁性磁化固着膜のうち、基板主面より最も離れて形成された強磁性磁化固着膜と同一層上に形成され、第1配線と磁気記憶膜を電気的に接続する電極膜を備える。
  - 11) 磁気記憶膜は第1配線を介してダイオードに接続されている。

12) 非磁性導電層は、Cu, Ru, Cr, Re, Ir から選ばれる金属、あるいはCu. Ru, Cr, Re, Irを50atom%以上含む合金からなる。 第1及び第2の磁性層の厚さが互いに異な 13)

第1及び第2の磁性層は、互いに磁気モーメ 14) ントの異なる磁性材料からなる。

る。

【0024】第三発明の磁気メモリ装置において、第1 及び第2トンネル接合部、及びセルスイッチから構成さ れるメモリセルをアレイ状に備える。また、第1及び第 10 2トンネル接合部は常に互いの磁化が反平行と平行であ る(常に互いの抵抗は高抵抗と低抵抗の組み合わせにな る)。また、第1トンネル接合及び第2トンネル接合 は、第1及び第2磁性膜間に非磁性導電膜が配置される ように積層形成される。また、セルスイッチはトランジ スタまたはダイオードで構成することができる。また、 15) 第1強磁性磁化固着膜、第1トンネル接合膜、

第1磁性層、非磁性導電層、第2磁性層、第2トンネル 接合膜、及び第2強磁性磁化固着膜は積層形成されてい

16) 第2及び第3配線は夫々の一端で同一のセンス アンプに接続されている。

17) トンネル接合素子及びセルスイッチからなるメ モリセルを行方向及び列方向にアレイ状に備る。

18) 列方向に伸びる第1配線及び行方向に伸びる第 2及び第3配線を複数本備える。

19) 列方向にアレイ状に並ぶ複数のセルトランジス タのゲート電極は一本の配線に共通接続されている。

20) 行方向にアレイ状に並ぶ複数のトンネル接合素 子は、第2及び第3配線に共通接続されている。

21) 第2及び第3配線はトンネル接合素子を上下か ら挟み、第2及び第3の配線と交差する磁気書き込み用 配線を2本備える。

22) 第2及び第3配線のいずれかとセンスアンプとの 間にスイッチを備え、第2及び第3の配線と交差する磁 気書き込み用配線を1本備える。

23) 第1強磁性磁化固着膜及び第2強磁性磁化固着 膜のうち、基板主面より最も離れて形成された強磁性磁 化固着膜と同一層上に形成され、第1配線と磁気記憶膜 を電気的に接続する電極膜を備える。

24) 非磁性導電層は、Cu, Ru, Cr, Re, I rから選ばれる金属、あるいはCu, Ru, Cr,R e, Irを50atom%以上含む合金からなる。 [0025]

【発明の実施の形態】(第1の実施の形態)以下、本発 明の磁気メモリ装置の回路構成に関する第1の実施形態 を、図1の回路図を用いて説明する。

【0026】本発明の磁気メモリ装置は、構成する複数 のメモリセルの夫々に2つ以上のトンネル接合を備え

トンネル接合素子11を用いて説明するが、これを多重 トンネル接合に拡張した形態も本発明に含まれる。

【0027】図1に示す2重トンネル接合素子11a, 11bの構成を11aの素子を用いて説明する。素子1 1aは、第1の強磁性磁化固着膜/第1のトンネル絶縁 膜/第1磁性層からなるトンネル接合11a-1と、第 2の強磁性層/第2のトンネル絶縁膜/第2の強磁性磁 化固着膜からなるトンネル接合11a-2を備える。と れらが順次積層されると、第1の強磁性磁化固着膜/第 1トンネル絶縁膜/第1磁性層/非磁性導電層/第2磁 性層/第2トンネル絶縁膜/第2の強磁性磁化固着膜の ような積層順となる。

【0028】第1及び第2強磁性磁化固着膜は、磁化が 固定された強磁性膜であり、信号磁界の中でもその磁化 は変化しない。第1及び第2磁性層は、間に挿入される 非磁性導電層が第1及び第2磁性層の互いの磁化を常に 反強磁性結合させる。第1及び第2磁性層、及び非磁性 導電層をまとめて磁化記憶膜とするが、信号磁界の印加 によって磁化の向きが変わるのは第1及び第2磁性層で 20 ある。

【0029】 このトンネル接合素子11a, 11bの記 憶情報の差動検出について、図1のトンネル接合素子1 1 a を用いて説明する。情報の記憶は、常に各トンネル 接合 1 1 a - 1 , 1 1 a - 2 の一方が低抵抗 R , 、他方 が高抵抗RAPとなるように行う。ととで、低抵抗R 。は、同じトンネル接合を構成する磁性層と強磁性磁化 固着膜の磁化が互いに平行の状態での抵抗であり、高抵 抗RARは強磁性層と強磁性固着膜の磁化が互いに反平行 の状態での抵抗である。

【0030】とのトンネル接合11a-1, 11a-2 に互いに逆方向のトンネル電流を流すと、各接合を流れ るトンネル電流値あるいは負荷電圧の差は和として差動 検出できる。互いに逆方向のトンネル電流とは、トンネ ル接合11a-1では、第1の磁性層から第1のトンネ ル絶縁膜を介して第1の磁性磁化固着膜へ流れ、トンネ ル接合11a-2では、第2磁性層から第2のトンネル 絶縁膜を介して第2の磁性磁化固着膜へ流れる電流であ る。あるいは、第1の磁性磁化固着膜から第1のトンネ ル絶縁膜を介して第1磁性層へ、また、第2の磁性磁化 40 固着膜から第2のトンネル絶縁膜を介して第2磁性層へ 流れる電流でもよい。

【0031】 この2重トンネル接合素子11aは、第1 の強磁性磁化固着膜がビット線13へ、第2の強磁性磁 化固着膜がビット線12へ接続されて共通のセンスアン プ17に接続されるので、互いに逆方向の電流を流すと とにより電流差あるいは負荷電圧差の差動検出が可能に なる。

【0032】記憶膜は図1のトランジスタ14aのソー ス・ドレインに電気接続される。これは、記憶膜を構成 る。第1の実施形態ではトンネル接合を2つ備える2重 50 する第1磁性層、非磁性導電層、第2磁性層の全て、あ

るいはいずれかが導電層を介してソース・ドレインに電 気接続される構成とできる。

【0033】ピット線12、13には2重トンネル接合 素子11aと同じ構成を持つ他の2重トンネル接合素 子、例えば、図1の2重トンネル接合素子11bが素子 11aと同じ形式で並列接続される。また、その2重ト ンネル接合素子11bの記憶膜とセルトランジスタ14 bとの接続も2重トンネル接合素子11aのそれと同様

【0034】同じビット線12、13に接続されるトン ネル接合素子は2個以上複数設けることが可能であり、 図1のビット線12、13の伸びる方向にアレイ状に配 置される。また、図1の同じビット線に接続されるメモ リセルのセルトランジスタ14a, 14bは、ソース・ ドレインの多端がパストランジスタ15のソース・ドレ インに共通接続される。各セルトランジスタのゲートは 対応するワード線16a,16bに接続される。この 際、図示しないが、ワード線の長さ方向にアレイ状に配 置されたメモリセルのセルトランジスタのゲート電極は 同一のワード線に共通接続することができる。

【0035】第1の実施形態では、1トランジスタと2 重トンネル接合素子によって1メモリセルを構成して差 動方式を実現することができ、参照セルを用いる必要が なくなるとともに、ビットサイズの縮小に大きく寄与で き、メモリ装置の大容量化が可能である。また、セルト ランジスタのバラツキの問題を低減できるためノイズを 大幅に低減でき、その結果従来のMRAMに比べ10倍 以上大きなS/N比が得られる。また、2重以上の多重 トンネル接合を用いるためTMRのパイアス依存性も小 さい。また、記憶膜が反強磁性的に結合した第1及び第 2の強磁性層を備えているため反磁界が小さく、メモリ セルが小さくなっても小電流で効率的な書き込みが可能 であるため消費電力の小さい大容量不揮発メモリを提供 できる。

(第2の実施の形態) 第2の実施形態では、第1の実施 形態において説明した回路を構成するメモリ装置の構造 と、磁気情報の書き込み/読み出しについて図2の断面 図を用いて説明する。尚、図2のうち、図1と同一の構 成には同一の符号を付し、その詳細な説明は省略する。

【0036】本実施形態の2重トンネル接合素子11 は、第1の強磁性磁化固着膜21/第1のトンネル絶縁 膜22/第1磁性層23/非磁性導電層24/第2磁性 層25/第2のトンネル絶縁膜26/第2の強磁性磁化 固着膜27が順次積層形成され、第1磁性層23/非磁 性導電層24/第2磁性層は記憶膜28を構成する。と の素子11は、第1の強磁性磁化固着膜21/第1のト ンネル絶縁膜22/第1磁性層23によって第1のトン ネル接合が、第2磁性層25/第2のトンネル絶縁膜2 6/第2の強磁性磁化固着膜27によって第2のトンネ ル接合が構成されている。記憶膜28は3層構造である 50 ・ドレイン31は図1のパストランジスタ15に接続さ

が、さらに多層膜とすることも可能である。尚、図2乃 至図4、図6及び図7中のハッチング(斜線)を付した 箇所は層間絶縁膜である。

【0037】記憶膜28を構成する第1及び第2磁性層 23、25は互いに反強磁性的に磁気結合している。つ まり、第1及び第2磁性層23、25の磁化は互いに逆 向きに保持され、外部磁界によって反転した後も互いの 磁化は逆向きに維持される。とのような反強磁性的磁気 結合は、第1及び第2磁性層23,25間へ薄い非磁性 10 導電層24を挿入することにより実現できる。

【0038】第1及び第2強磁性層に交換結合を促す非 磁性導電層24の材料は公知のものから選択可能である が、Cu, Ru, Cr,Re, Irやこれらの一つを5 Oatom%以上含む合金などを用いることが望まし い。特に、Ru, Re, Irは反強磁性交換結合が強 く、しかも薄い膜厚で反強磁性交換結合が得られるので 好ましい。

【0039】また、低い電流磁界による磁化反転を促す ためには、反強磁性結合した2つの磁性層は互いに磁化 の値が異なることが望ましい。そのために、第1及び第 20 2 磁性層の膜厚が異なるか、あるいは異なる材料の磁性 層を用いることが好ましい。

【0040】第1及び第2の強磁性磁化固着膜21、2 7の磁化は図2に示すように、互いに同じ方向に固着さ れるており、反強磁性結合した第1及び第2磁性層2 3、25の磁化が図2の"1"の状態から"0"の状態 へ反転することで、このメモリセルの記憶情報の変更が 行われる。

【0041】図2の"1"の状態は、第1の強磁性磁化 固着膜21と第1磁性層23の磁化の向きが互いに反平 行であるから第1トンネル接合が髙抵抗RAP、第2磁性 層25と第2強磁性磁化固着膜27の磁化の向きが互い に平行であるから第2のトンネル接合は低抵抗R,とな る。とれに対し、図2の"0"の状態は、第1の強磁性 磁化固着膜21と第1磁性層23の磁化の向きが互いに 平行であるから第1のトンネル接合は低抵抗R<sub>e</sub>、第2 磁性層25と第2強磁性磁化固着膜27の磁化の向きが 互いに反平行であるから第2トンネル接合の抵抗は高抵 抗Rょっとできる。

【0042】次に、このような記憶情報の書き込み方法 について説明する。情報を記憶させるには、図2のワー ド線 (WL) 29, 30に信号電流を流することで行 う。WL29は、図2の紙面の左右方向に長く伸び、W L30は紙面の垂直方向に長く伸びている。この両者に 信号電流を流すことでその交点での2重トンネル接合素 子11のみに情報が記憶される。図2に示すように、記 憶膜28はセルトランジスタ14のソース・ドレイン3 1の一方に導電性材料からなるコンタクト柱(配線)を 介して接続され、セルトランジスタ14の他方のソース れる。記憶動作を行う際にはセルトランジスタのゲート32をオフさせればトンネル接合に電流は流れない。 尚、記憶膜28とソース・ドレイン31の一方を接続するコンタクト柱は、図2に点線で示すように、紙面より 手前あるいは奥に位置し、ビット線13及びワート線2 9と層間絶縁膜を介して交差する。

13

【0043】次に、メモリセルの記憶情報を読み出す手段について説明する。図2に示すセルトランジスタ14のゲート32をオン状態にすることによって、2重トンネル接合に互いに逆方向のトンネル電流を流し、それに 10伴う電流または電圧降下をビット線(BL)12、13を経由して図1のセルアンプ14において差動検出する。信号電圧は上述の"1", "0"に対応して $\Delta$ V(=( $R_{AP}$ - $R_{P}$ ) $I_{a}$ )または $-\Delta$ Vとなり、TMRの大きさそのものを信号として利用できることになる。このため非常に大きなS/N比が得られる。尚、図2の10はシリコン等の半導体基板を示し、31はソース・ドレイン電極を示す。

【0044】また、図1に示す縦に積層した2重トンネル接合はビットサイズの縮小に大きく寄与できる。また、反強磁性結合した2つの磁性層23、25に軟磁性層を用いると、保磁力が小さくなるため、磁気情報を書き込むのに必要な磁界が小さく、素子サイズが小さくなっても記憶電流は大きくならず低消費電力型である。

【0045】さらにまた、第1の実施形態と同様に、参照セルを使用せず、またトランジスタやトンネル接合素子のバラツキを考慮する必要がないのでコストを著しく低減できる。

【0046】読み出し感度を大きくするためには第1及び第2強磁性磁化固着膜や第1及び第2磁性層の磁性材 30料に磁気抵抗効果の大きい材料を用いることが望ましい。従って、磁性層23、25、強磁性磁化固着膜21、27はCo, Fe, CoFe, CoNi, CoFe Ni, FeNi合金などの磁性体、およびNiMnSb、Co, MnGeなどのハーフメタルなどを用いることができる。ハーフメタルは一方のスピンパンドにエネルギーギャップが存在するのでスピン分極率が大きく、これを用いるとより大きな磁気抵抗効果を得ることができ、結果としてより大きな信号出力が得られる。

【0047】また、強磁性磁化固着膜21、27の磁化 40 明する。尚、図4の中の図1元 を固着する手段には公知の様々な手段を用いることが可能である。例えば、記憶膜28の磁性層23、25の磁化反転に必要な合成磁界よりも抗磁界の高い強磁性材料 トランジスタ14のソース・トを強磁性磁化固着膜21、27に用いる手段、また、反強磁性膜を強磁性磁化固着膜21、27に接触配置させて行う。これは、図2に示す第 及び第2の強磁性磁化固着膜2で強磁性磁化固着膜2の交換結合を利用して強磁性磁化固着膜2の交換結合を利用して強磁性磁化固着膜2の交換結合を利用して強磁性磁化固着膜2の交換結合を利用して強磁性磁化固着膜2の交換結合を利用して強磁性磁化固着膜2である。交換結合に用いる反強磁性膜材料としては下 50 膜の堆積と加工が必要になる。

eMn、IrMn、PtMnなど、通常のスピンバルブGMRで用いられているものを使用することができる。 [0048] また、トンネル絶縁膜22、26としてはA1,O<sub>3</sub>、Ta,O<sub>5</sub>、酸化シリコン、MgOなど種々の絶縁性非磁性材料を用いることができる。これらの膜厚の好ましい範囲は5オングストロームから30オングストロームである。

【0049】さらに、以上説明したような磁気素子用薄膜は分子線エピタキシー(MBE)法、各種スパッタ法、蒸着法など通常の薄膜形成装置を用いて作製することができる。また、実施形態に示すような構造は微細加工技術と多層配線技術を用いて作製することができる。【0050】(第3の実施の形態)第3の実施形態では、第1及び第2の実施形態において説明した回路を構成するメモリ装置の他の構造と、その磁気情報の書き込み/読み出しについて図3の断面構造と回路の略式図を用いて説明する。図3のうち、図1及び図2と同一の構成については同一の符号を付し、その詳細な説明は省略する。

20 【0051】との実施形態では、ビット線12、13の一方、図3ではビット線13とセンスアンプ17を、トランジスタ33を介して接続した回路である。これによって図2では2本あったワード線29、30の一本を省略できる。すなわち、情報書き込み時にはビット線12とワード線34に電流を流し、同時にトランジスタ33をオフ状態にしておく。これによってビット線12に流した電流はトンネル接合を流れず書き込み用磁界発生のみの役割を果たす。

【0052】尚、読み出し時にはトランジスタ33をオン状態にすることで、2重トンネル接合素子11の2つのトンネル接合には互いに逆方向のトンネル電流を流すことができ上述の差動検出が可能である。

【0053】 このように、トランジスタ33の挿入によりワード線を1本省略することができ、配線層の数を減らすことができる。

【0054】(第4の実施の形態)第4の実施形態では、第1の実施形態において説明した回路を構成するメモリ装置の他の構造と、その磁気情報の書き込み/読み出しについて図4の断面構造と回路の略式図を用いて説明する。尚、図4の中の図1乃至図3と同一の構成については同一の符号を付し、その詳細な説明は省略する。【0055】第4の実施形態では、図4に示すように、トランジスタ14のソース・ドレイン31の一方と記憶膜28との接続をビット線12と磁性電極35とを介して行う。これは、図2に示す第2のトンネル絶縁膜26及び第2の強磁性磁化固着膜27に穴を設け、その穴に絶縁物を埋め込むことにより作成する。また、強磁性電極35に替えて非磁性導電膜を用いてもよく、この場合には、強磁性磁化固着膜27の成膜とは別に非磁性導電膜の世籍と加工が必要になる。

30

[0056]図4に示すような構成により、磁気情報の 書き込み時にはピット線12とワード線34に電流を流 し、ビット線13に接続されたスイッチをオフ状態にし ておけば2重トンネル接合11にトンネル電流は流れ ず、ビット線12とワード線34を流れる2つの電流の 合成磁界により記憶膜28への磁気情報の書き込みが可 能である。

【0057】また、記憶情報の読み出しには、図4のト ランジスタ33をオン状態にしてビット線12、13に 電流が流れるようにしておき、トランジスタ14をオン 状態にすることで、2重トンネル接合11へ通電するこ とができ、第1の実施形態で説明した各接合へ逆方向電 流を流すことが可能になる。

(第5の実施形態) 第1乃至第4の実施形態では、メモ リセルにトランジスタとトンネル接合素子を用いた場合 の構造・回路構成について説明したが、第5の実施形態 では、セルトランジスタの代わりにセルダイオードを用 いた回路構成について図5の回路図を用いて説明する。 尚、図5のうち、図1乃至図4と同一の構成には同一の 符号を付し、その詳細な説明は省略する。

【0058】図5は図1におけるセルトランシスタ14 a、14bをダイオード5la、5lbで置き換えた場 合の電気回路である。但し、ダイオードはセル選択機能 がないのでそれを可能にするように図5ではビット線 (BL) 12, 13の一端に選択トランジスタ55, 5 6を設けている。との選択トランジスタ55、56は各 ビット線に一個設ければ良く、各メモリセルにセルトラ ンジスタを設けるのに比べてメモリ装置の大容量化への 悪影響は少ない。

【0059】との回路における読み出し動作は、セルト ランジスタ14がダイオード51に代わる以外は図1に おいて説明したものと同様であり、詳細な説明は省略す る。

【0060】また、書き込み動作は、図5に示していな い磁気情報書き込み用ワード線とBL12、13のいず れかに電流を流して行うことができる。BL12,13 に流した電流はダイオード51を用いることでトンネル 接合素子11に流れることなく磁界発生にのみ寄与す る。勿論、互いに直交する磁気情報書き込み用ワード線 を2本用いてもよい。

(第6の実施の形態) 第6の実施形態では、第5の実施 形態において説明した回路を構成するメモリセルの構造 と、その磁気情報の書き込み・読み出しについて図6の 断面構造と回路の略式図を用いて説明する。尚、図6の うち図1乃至図5と同一の構成については、同一の符号 を付しその詳細な説明は省略する。

【0061】図6の例ではダイオード51は2重トンネ ル接合素子11の記憶膜28の上部に形成されている。 ダイオード51はpn接合ダイオード、金属と半導体と の接触を利用するショットキーダイオード、その他の周 50 セルを非磁性導電層と接続する1つのトランジスタと2

知のダイオード等を用いることができ、基本的に2つの 層の接合において順方向電圧の印加により電流が流れ、 逆方向電圧の印加によって電流が流れない特性をもつ。 図6では記憶用WL34と上部BL12に電流を流して その合成磁界を用いて記憶情報の書き込みを行う。この ときダイオード51が存在するために2重トンネル接合 素子には電流は流れない。

【0062】記憶情報の読み出しは図6のダイオード5 1と2つのBL12、13を選択することで差動検出す 10 ることが可能である。

(第7の実施の形態) 第7の実施形態では、第5の実施 形態において説明した回路を構成するメモリ装置の他の 構造と、その磁気情報の書き込み・読み出しについて図 7の断面構造と回路の略式図を用いて説明する。尚、図 7のうち図1乃至図6と同一の構成については、同一の 符号を付しその詳細な説明は省略する。

【0063】図7には2重トンネル接合素子11の下部 にダイオード51を形成した断面構造を示す。この構造 では、下ビット線13が図7の紙面垂直方向に長く伸 20 び、上下ビット線12,13に電流を流して合成磁界を 発生させることで記憶膜28への書き込みを行う。この ときやはりダイオード51があるために2重トンネル接 合素子11には電流が流れない。読み出しはダイオード に接続する図7で紙面垂直方向に伸びるWL53、また BL12, 13を選択することで行うことができる。 【0064】第5乃至第7の実施形態で説明したダイオ

ード51を用いれば、その抵抗を調整することによって 読み出し電流を調整できる。例えばダイオードの抵抗を 大きくすれば読み出し電流は小さくなり、結果としてバ イアス電圧が小さくなりTMR効果の低下を抑制できる という大きな利点をもたらす。尚、このようなバイアス 電圧の調整はトランジスタをスイッチ素子として用いた 第1乃至4の実施形態の場合も同様である。

【0065】以上説明した第2乃至第4、第6、第7の 実施形態では、メモリセル内のトンネル接合素子に各層 が基板面の垂直方向に積層形成された2重トンネル接合 素子を用いたが、本発明のトンネル接合素子はこれに限 られず、種々変更可能である。つまり、2重以上の多重 トンネル素子にも適用可能である。また、必ずしも積層 40 形成される必要はなく、本発明の趣旨を逸脱しない範囲 で構造の変更が可能である。

【0066】また、第三の発明において述べたように、 2つの1重トンネル接合を用いて、常に一方のトンネル 接合が低抵抗R、他方のトンネル接合が高抵抗R、の 関係を保つよう構成し、非磁性導電層において分岐す る、第1トンネル接合を流れる電流と第2トンネル接合 を流れる電流との電流差あるいは負荷電圧差を差動検出 する方式の磁気メモリ装置も本発明の範囲内にある。

【0067】第三の発明の磁気メモリ装置では、メモリ

17

つのトンネル接合素子によって構成できるので、トラン ジスタ数を減らすことができ、スイッチ(トランジスタ あるいはダイオード)のばらつきの問題と1セルの面積 の縮小を実現可能である。また、S/N比に優れた特性 を備えることができる。

【0068】第三の発明の磁気メモリ装置を実現する構 造としては、非磁性導電層に接続する第1トンネル接合 と第2トンネル接合を磁性層間の反強磁性結合がなくな る程度に離間して形成することができる。機能的には、 既に述べた第1乃至第7の実施形態と異なり、非磁性導 10 面構造及び一部回路の略式図。 電膜による第1及び第2磁性層の反強磁性結合を用い ず、これらの磁性層の磁化反転を独立に制御して、常に 一方のトンネル接合が低抵抗R。、他方のトンネル接合 が高抵抗RAAの関係をもたせることで差動検出を実現す る。従って、両強磁性層の磁化反転に必要な書き込み線 がトンネル接合毎に必要になる。

【0069】その他、本発明は以上述べた趣旨を逸脱し ない範囲で、第1乃至第7の実施形態をもとに様々に変 更、組み合わせ可能である。

## [0070]

【発明の効果】本発明の磁気メモリ装置は、1スイッチ (トランジスタやダイオード) と2つのトンネル接合を 利用して差動方式を実現することができ、優れたS/N 比を実現可能である。また、ビットサイズの縮小に大き く寄与でき、記憶容量の大型化が可能である。また、ト ランジスタやダイオードのパラツキの問題を低減できる ためノイズを大幅に低減できる。

## 【図面の簡単な説明】

【図1】 本発明の第1の実施形態を説明するための回 路図。

【図1】

\*【図2】 本発明の第2の実施形態を説明するための断 面構造及び一部回路の略式図。

【図3】 本発明の第3の実施形態を説明するための断 面構造及び一部回路の略式図。

【図4】 本発明の第4の実施形態を説明するための断 面構造及び一部回路の略式図。

本発明の第5の実施形態を説明するための回 【図5】 路図。

【図6】 本発明の第6の実施形態を説明するための断

. 【図7】 本発明の第7の実施形態を説明するための断 面構造及び一部回路の略式図。

【図8】 本発明の従来の磁気メモリ装置の回路図。 【符号の説明】

la, lb, lla-1, lla-2, llb-1, l

1 b - 2 ··· トンネル接合素子

2, 12, 13…ビット線

3、16a, 16b…セル選択用ワード線

4a, 4b, 14a, 14b…セルトランジスタ

20 5, 15…パストランジスタ

6. 17…センスアンプ

7…参照セル用ビット線

8…プレート線・

10…半導体等の基板

29, 30, 34…書き込み用ワード線


31…ソース・ドレイン電極

32…ゲート電極


33, 55, 56…スイッチトランジスタ

51, 51a, 51b…ダイオード


**\*30** 



【図2】



BEST AVAILABLE COPY



FΙ

H O 1 L 43/08

P Z

(72)発明者 斉藤 好昭

HO1L 43/08

(51)Int.Cl.'

神奈川県川崎市幸区小向東芝町1番地 株 式会社東芝研究開発センター内

識別記号

F ターム(参考) 5E049 AA01 AA04 AA07 AA09 AA10 AC00 BA06 DB14 DB20 5F083 FZ10 GA05 GA09 GA12 GA30 MA06 MA19 PR22